SiT95316

Contact Sales

Quad PLL, 12-output Network Synchronizer

Login

The SiT95316 network synchronizer offers programmable quad fractional frequency translation with flexible input to output frequency translation options. The high performance DPLLs support up to 4 differential or 8 single-ended input clocks and provide 12 clock outputs. The clock outputs can be derived from any of the 4 PLLs in a fully flexible manner. This device is fully programmable with the I2C/SPI interface or an on-chip one time programmable (OTP) non-volatile memory for factory pre-programmed devices.

Datasheet
Request Samples

ECAD Tools icons
64-pin 9x9 mm QFN Network Synchronizers - Jitter Cleaners package
"Specs" "Value"
Operating Temperature Range (°C) -40 to 85
Package Type (mm²) 9x9 mm, 64-pin QFN
Number of Inputs 4
Number of Outputs 12
Input Type LVCMOS, LVDS, LVPECL, CML
Input Frequency Range 0.5 Hz to 2.1 GHz (Differential)
Output Type LVPECL, CML, HCSL, LVDS, LVCMOS
Output Frequency Range 0.5 Hz to 2.94912 GHz (Differential)
Number of PLL/Clock Domains 4 PLL
Phase Jitter (rms) 85 fs typ.; 70 fs typ. (with MEMS oscillator)
Repeatable Input-Output Delay ±225 ps
Frequency Control DCO 0.001 ppt (all outputs)
Phase Control DCO <1 ps (all outputs)
Internal ZDB Mode <0.5 ns input to output delay variation
Programmability NVM OTP, External EEPROM, Partial autonomous, SPI/I2C
Features Wander attenuation loop bandwidth down to 0.09 mHz, ±25 ps maximum phase hit, JESD204B/C support
Availability Production
  • 64-pin 9x9 mm QFN Clock Generators - Network Synchronizers - Jitter Cleaners package
    enlarge

    64-pin 9x9 mm QFN Clock Generators - Network Synchronizers - Jitter Cleaners package

  • Best-in-class 85 fs / 70 fs integrated jitter for quad PLL
  • JESD204B/C support for data converter clocks
  • 1 PPS input / output support with sub 20s best-in-class lock time
  • Best-in-class hitless switching performance with <25 ps hit
  • External EEPROM support and on-chip OTP
  • Frequency DCO (0.001 ppt) and phase control DCOs (<1 ps resolution)
  • Internal ZDB on all PLLs with < ±500 ps input to output delay across temp
  • G.8273.2 / IEEE 1588 assisted holdover
  • Independent VDDO (3.3 / 2.5 / 1.8 V)
  • Fully flexible output and input mux
SiT95316 Functional Overview
  • Ethernet
  • Optical Transport Network (OTN) Clocking for Framers, Mappers & Processors
  • Microwave Backhaul
  • 100G / 200G / 400G / 800G Ethernet
  • Wireless Networks
  • Small Cells
  • Storage, Servers & Datacenters
  • SONET/SDH Stratum 3
  • Test & Measurement
  • Broadcast Video

SiT9531x Evaluation Board HW User Manual – Configure and evaluate device performance

Setup SiTGUI Cascade2 3.6 – Download software .exe file

Apply Filters
Filter By:
Expand All / Collapse All
Resource Type
Solution
Language
Resource Name Resource Type Date Format Size

Subscribe to SiTime news, training and offers

We process your personal information in accordance with our Privacy Policy. You can manage your communication preferences in the Preference Center.