

Building Clock Trees in SiTime Cascade GUI Software

Application Note

Contents

1	Introduction	3
2	SiTime clock tree components	4
3	SiTime Cascade MEMS clock generators, jitter cleaners, and network synchronizers – short descriptions of general functional features	5
3.1	Free-run operation	5
3.2	Synchronous operation	6
3.3	Holdover operation	6
3.4	Zero delay mode	6
3.5	Jitter optimization recommendations for clock tree design	6
3.5.1	Cascade GUI guideline for optimal jitter performance	6
4	SiTime's Cascade CSoC product line	10
5	SiTime Cascade GUI clock tree examples and implementation	11
5.1	4K-to-8K encoder with secure reliable transport (SRT) protocol clock tree	11
5.2	Fiber link clock tree	14
5.3	Base Station RRU with eCPRI Clock Tree	16
6	Summary	19
7	Revision history	20

Figures

Figure 1:	Clock tree example	3
Figure 2:	Cascade GUI example of sub-optimal output placement	7

SiTime

Figure 3:	Cascade GUI example of optimal output placement	. 7
Figure 4:	Cascade GUI example of crosstalk minimizing output placement	. 8
Figure 5:	Cascade GUI example of single-ended CMOS output type selection	. 9
Figure 6:	4K-to-8K encoder clock tree	11
Figure 7:	4K-to-8K encoder frequency plan	13
Figure 8:	Fiber link clock tree	14
Figure 9:	Fiber link frequency plan	15
Figure 10:	Base station RRU with eCPRI clock tree	16
Figure 11:	Base station RRU with eCPRI frequency plan	18

Tables

Table 1: Comparison of functional features	5
Table 2: SiTime Cascade products	
Table 3: 4K to 8K encoder frequencies list	12
Table 4: Fiber link frequencies list	14
Table 5: Base station RRU with eCPRI frequencies list	17
Table 6: Document revision history	20



1 Introduction

The clock network generated and distributed within a digital system is usually called a *clock tree*. It may comprise such clocking device types as clock oscillators, clock buffers, clock generators, jitter cleaners and network synchronizers, as noted from clock source to destination. The number of clock tree components and outputs depends on the digital system's complexity. A clock tree can have several ICs with different clock performance depending on the application. A simple clock tree example is shown in Figure 1.

This document applies to the Cascade SiT9514x products which SiTime recommends using for building clock trees.




Figure 1: Clock tree example



2 SiTime clock tree components

SiTime offers the following components for clock tree design:

- Temperature compensated oscillators (TCXOs)
- Voltage-controlled temperature compensated oscillators (VCTCXOs)
- Oven-controlled oscillators (OCXOs)
- Ultra-low jitter differential oscillators
- Clock generators
- Clock jitter attenuators (jitter cleaner)
- Network synchronizers



3 SiTime Cascade MEMS clock generators, jitter cleaners, and network synchronizers – short descriptions of general functional features

SiTime MEMS Clock Generator – a single-chip IC that uses an integrated MEMS resonator as a reference frequency source for generating multiple output clocks at one or multiple frequencies.

SiTime MEMS Clock Jitter Attenuator (Jitter Cleaner) – a single-chip IC that uses an integrated MEMS resonator as a reference frequency source for generating multiple output clocks at one or multiple frequencies to improve jitter performance for incoming clock signals and consequently minimizing phase jitter in the end application. These ICs are also called jitter cleaners.

SiTime MEMS Network Synchronizer – a single-chip IC that uses an integrated MEMS resonator as a reference frequency source for generating multiple output clocks at one or multiple frequencies to improve jitter performances for incoming clock signals and consequently minimizing phase jitter, and featuring 4 independent clock domains for SyncE and IEEE1588 applications.

Table 1 summarizes the clock device features which helps in making the right component choice when building clock trees.

Function	Clock Generator	Clock Jitter Attenuator	Network Synchronizer
Free-run operation	Yes	Yes	Yes
Synchronous operation	Yes	Yes	Yes
Zero delay mode	Yes	Yes	Yes
Holdover operation	No	Yes	Yes
Jitter cleaning	No	Yes	Yes
Prog loop bandwidth	No	Yes	Yes
Hitless switching	No	Yes	Yes
Low wander mode	No	No	Yes

Table 1: Comparison of functional features

3.1 Free-run operation

Free-running mode is the mode of operation before the loop is locked to the selected input clock or the mode of operation for the case when none of the input clocks are available. Examples of applications are processors, memory controllers, and peripheral components.



3.2 Synchronous operation

Synchronous mode is the mode of operation where the output clock is locked to the input clock. This mode is used in applications which require continuous communication and network-level synchronization. In synchronized mode, the internal PLL is able to lock to a *gapped input* clock with some edges missing, producing a smooth output clock without any gaps, and with the requested frequency translation from input to output. Examples of such applications are synchronous Ethernet, IEEE 1588, optical transport networking (OTN), and mobile backhaul. These applications require transmitters and receivers operating at the same frequency.

3.3 Holdover operation

Holdover mode of functionality is entered when the input clock is lost. The PLL locks to the highest priority spare clock available and if all specified input clocks are lost, the PLL enters *holdover* mode by applying the correction based on the historical average of the input clock. This mode applies to clock jitter attenuators and network synchronizers.

3.4 Zero delay mode

Zero delay clock mode is the mode of operation when the outputs are edge-aligned with the clock input. This mode applies to clock generators, clock jitter attenuators, and network synchronizers.

3.5 Jitter optimization recommendations for clock tree design

It is important to evaluate clock tree devices' jitter performance. Clock jitter performance varies across a wide range of conditions, including device configuration, operating frequency, signal format, input clock slew rate, and power supply noise, etc. Some ways of achieving the optimal jitter performance using the Cascade GUI for device configuration are described below.

3.5.1 Cascade GUI guideline for optimal jitter performance


SiTime's Cascade Software GUI supports *frequency planning*. This is a process of internally configuring network synchronizers, clock generators, or clock jitter attenuators to create a configuration that implements the required number of inputs and outputs with predefined input and output frequencies.

3.5.1.1 Output placement and frequency planning


The output placement in the frequency plan should be implemented in a way that ensures outputs having frequency difference in the range from 12 kHz to 20 MHz are not placed next to each other and are spaced as far apart as possible to minimize output-to-output coupling, resulting in in-band spurs. An example of a poor frequency plan with sub-optimal output placement is shown in Figure 2 (where O3 and O2 placed next to each other). Figure 3 shows an example with proper output placement in a frequency plan (where the 156.25 MHz and 175 MHz outputs are placed far apart from each other).

SiTime

	Chip Communication	Crystal Con	figuration			Interrupt	ڻ ا	1
Connection	SPI SPI Address	Golden Clock	XTAL (Hz) 76.8 MHz	Mode EKTCKO (DC)	Doubler Si Time	INTRB Edit	Reset Chip	
connection			70.0 MPI2	Exiter (bc)		DC0 from F	ins	e Verify EFU
ut #2 Input #1 Inpu Input #0	ut #2 Input #3			PLL & PLL & PLL C PLL D		0T 7 6 5 4 3 2 1 0	18 08	
input =0	Golden Clock							
	Frequency (Hz)		Clock Type	Fast (Hz) 4000	Normal (Hz) 100	Frequency	(Hz) 156.25e6	
80			Differential V	Free Running	Clock Switch	ZD6	VDD	
		Coarse Drift		IP Clock Selection	Hitless Switch O Phase Build Out	0	~	
Trigger Edge	Clear Edge Val T		Set 1000 V	Selection Auto V Revertive	O Phase Propagation	Del	y (s)	
3 0	4 V 2mi		Cir 800 V	Lock Loss HoldOver	Slope	O SE		
lock Switch		Fine Drift		Delay Timer Delay	. · · ·	O N	OP	
Clock Loss	Coarse FD Fine	FD	Set 10 🗸			O CUP	O CUP	
]	Cir 8 v	Set Clear 1.094s		O CURN	O CUN	
LL Configuration				4 v 2 v Ø DCO E		- COM	O COM	
A	8	c	D			• DE		
				Fast Lock HoldOver OCX0			Mode LVPECL V	
010	FlexIO			Input Order	Output List	PLL Configuration		
ODV (I)	Туре	h	v tiq	0 1			c	p
VDDIN	Clock Loss	Coarse FD	O Fine FD			૽ૼ૽૽ૺ૾ૺ૾૽૾		۲
Bealtime			Bird's Eye 🔕	Load NVM	Dump	8		
				PILA				
				2	<u> </u>			
				PLLB			156.	
							156.	5 MHz 0
				PLLC			1	75 MHz
							21.3	



SP VILL 200 Materia VILL 200 Materia VILL 200 Materia Fill 200 Execution Materia Materia Materia Materia Materia Materia Materia Materia Materia Materia Materia </th <th>on Crystal Configuration Interrupt</th> <th>U 1</th>	on Crystal Configuration Interrupt	U 1
Weiling	Clock XTAL (FC) Mode Doubler	
i more nor ph0 integend ph0	Addets (and) Control	② ZDB None Verify EFU
Integer (ph) Cost Type Integer (ph) Free Dool Integer		
Image: Light Class Diff Toget Edge Velt Selection In and the class Diff Selection Selection <t< td=""><td>/k Fast (Hz) 4000 Normal (Hz) 100 Frequency (Hz) Totel</td><td></td></t<>	/k Fast (Hz) 4000 Normal (Hz) 100 Frequency (Hz) Totel	
Trigger fåge Carer foll Trigger fåge Carer foll Ste Sack: Ste Sack: Cock Less Carer foll Ste Sack: Freedrog Reen Ste Sack: Ste Sack: Ste Sack: Freedrog Reen Ste Sack: Freedrog Reen Ste Sack: Ste Sack: Ste Sack: Freedrog Reen Ste Sack: Freedrog Reen Ste Sack: Ste Sack: Ste Sack: Freedrog Reen Ste Sack: Freedrog Reen </td <td></td> <td></td>		
Nigger Edge User Edge Via Time Ise to initiation Prese Reset O Prese Reset O Prese Reset O Prese Reset Delay 100 min Cock Loss Cock Coss	Understand	
Image: Image	Coarse Duft Phase Build Out	
Statk Cock Loss Ceres PD Fine Diff Cock Loss Ceres PD Fine Diff Cock Loss C	2ms v Delay (0	
Not Statut Cock Loss Cock Loss	Cir 000 V Z tocktoss HoldOver Slope O Se	
Cock Loss Cearse ID Fiee ID A S C A S C A S C B C D Feat Lock Hold/Der CCOD IN Plec/ Place Place Place	Fine Drift Delay Timer Delay	OP
IC Configuration IC Configuration IS Configuration <td>Fine FD Set 10 V</td> <td>O CLXP</td>	Fine FD Set 10 V	O CLXP
LL Configuration A B C D Fat Lock Hold/Over COO DN Fat Lock Hold/Over COO DN Fat Lock Hold/Over Fat Lock Hold/Over Fat		
A S C D Fact Lock Hald/Ver OCION NOO NOO NOO NOO NOO NOO NOO		O CLKN
Node Imped Order Output List Imped Order Imped Order Imped Order Imped Order Imped Order	E DCO EN	
Decomposition Dept Order Organization 0 VOO Type Input 0 VOO Type Input 0 VOO Or 7 0		FCI V
voo Type hput 0		
Nyme opps opp opps opp <th< td=""><td></td><td></td></th<>		
PILA 152444 PILA 1525444 PILC 1525444 PILC 1525444 PILC 1525444		
PLB 15625 Meth PLB 15625 Meth PLC 15625 Meth PLC 15625 Meth	Bird's fiye 🕘 🚰 Load NM. Dump 🔒	
PL 8 PL 8 PL 0 PL 0 P	PILA	175 MHz 0
PLE 155164		
9LC 1152364	PLIB	156.25 MHz
PLC 156.25 Met		156.25 MHz 0
		156.25 MHz
	PLLC	31.25 MHz 0
PILD 10MH		





To minimize phase noise spurs caused by crosstalk from placement of LVCMOS outputs, a frequency plan should be done in a way that avoids up to 3rd-harmonic of the adjacent LVCMOS outputs, to land within the integration frequency band of the jitter sensitive output frequency, as shown in Figure 4.




Figure 4: Cascade GUI example of crosstalk minimizing output placement

The frequency value of the LVCMOS output O6 is 50 MHz. The frequency value of the LVCMOS output O5 is 156.25 MHz. So the third harmonic of this frequency is 150 MHz. The difference is 6.25 MHz that is within the integration band (12 kHz to 20MHz) for the phase jitter calculation. The same principle applies to LVCMOS outputs O4 and O3.



3.5.1.2 Single-ended CMOS output type selection

To minimize coupling of single-ended CMOS outputs to differential outputs, it is recommended to select complimentary outputs of the single-ended CMOS outputs in the Cascade GUI, as shown in Figure 5. Output type selection should be OP and ON, with OP=CLKP and ON=CLKN.




Figure 5: Cascade GUI example of single-ended CMOS output type selection



4 SiTime's Cascade CSoC product line

SiTime Cascade clock-system-on-a-chip includes 5 products with different features for different applications and shown in the following table.

Table 2: SiTime Cascade products

Category	Part Number	Inputs	Ouputs	Timing Domains
Clock Generator	SiT95141	4	10	1
Jitter Attenuator	SiT95145	4	10	1
	SiT95147	4	8	4
Network Synchronizer	SiT95148	4	11	4



5 SiTime Cascade GUI clock tree examples and implementation

Clock tree architecture examples for the SiT96141 clock generator, SiT96145 jitter cleaner, and SiT96147 network synchronizer are shown in the following sections.

5.1 4K-to-8K encoder with secure reliable transport (SRT) protocol clock tree

The following figure shows an application example of the 4K-to-8K encoder with a clock generator clock tree.




Figure 6: 4K-to-8K encoder clock tree



The following table lists all frequency values for the 4K-to-8K encoder.

Table 3: 4K to 8K encoder frequencies list

Clock Name	Clock Frequency Value, MHz	Comments
Video CLK	27/74.25/74.176	
Color Ref CLK	27	
Audio-12.288M	12.288	
PL REF CLK	27	
PCIE SLOT CLKA	100	PCIE
GTH REF CLKA	148.35/148.5/297	12G SDI
GTH REF CLKB	148.35/148.5/297	HDMI
GTH REF CLKC	100	PCIE
GTH REF CLKD	148.35/148.5/297	
PCIE SLOT CLKB	100	PCIE
GTR PCIE CLKA	100	PCIE
GTR SATA CLKB	125	SATA 6Gb
GTR DP CLK	27	
GTR USB CLK	26	USB 3.0
PS REF CLK	33.33	



In this application, the SiTime SiT95141 is used as a multi-frequency clock generator.

The frequency plan is implemented in the Cascade GUI as shown in the following figure.




Figure 7: 4K-to-8K encoder frequency plan



5.2 Fiber link clock tree

The application in the figure below shows an example using a fiber link with a jitter cleaner clock tree.




Figure 8: Fiber link clock tree

This table lists all frequency values for the fiber link.

Table 4: Fiber link frequencies list

Clock Name	Clock Frequency Value, MHz	Comments
RX RCV CLK	80	Recovered clock
REF CLK	160	Reference clock
CLK OUT	40	Output clock
ZD	80	Zero-delay mode clock



In this application, a SiTime SiT95145 is used as a jitter cleaner of a recovered clock from an FPGA transceiver.

The frequency plan is implemented in the Cascade GUI, as shown in the figure below.




Figure 9: Fiber link frequency plan



5.3 Base Station RRU with eCPRI Clock Tree

This example uses a base station RRU with an eCPRI clock tree, as shown below.




Figure 10: Base station RRU with eCPRI clock tree



The following table lists all frequency values for the base station RRU with eCPRI example.

Table 5: Base station RRU with eCPRI frequencies list

Clock Name	Clock Frequency Value, MHz	Comments
Ref CLK	10	TCXO Reference Clock
eCPRI	156.25	
Test CLK	10	Test Clock
RF Sync	30.72	RF Sync Clock
MCU CLK	100	MCU Reference Clock
Ref eCPRI	156.25	
РТР СЦК РНҮ	125	
РРЅ РНҮ	1E-6	
PTP CLK FPGA	125	
PPS FPGA	1E-6	
Ref CLK TRXA	122.88	
Sys Ref CLK TRXA	7.68	
Ref CLK TRXB	122.88	
Sys Ref CLK TRXB	7.68	
Ref CLK TRX	122.88	
Sys Ref CLK TRX	7.68	



In this application, the SiTime SiT95147 network synthesizer is used.

The frequency plan is implemented in the Cascade GUI, as shown in the figure below.




Figure 11: Base station RRU with eCPRI frequency plan



6 Summary

- Clock trees can be highly complex or relatively simple, but in all cases, they provide a fundamentally important part of the system and must be optimized for performance and cost.
- SiTime provides different types of clock tree components and the SiTime Cascade GUI software to simplify how you configure not only the most demanding applications, but also the most cost-conscious ones.



7 Revision history

Table 6: Document revision history

Revision	Date	Description
1.1	26 May 2022	Initial release.



SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation, May 2021. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.