	Title:	Performance report for SiT9365, 161.132813 MHz, HCSL		
SiTime	Type:	Performance report	Rev:	1.0
<b>Si</b> Time	Orig:		Date:	April 16, 2018

# Performance report for SiT9365 - 161.132813 MHz, HCSL

# **Conditions:**

- Frequency 161.132813 MHz
- VDD: 2.5 V, 3.3 V
- Room temperature
- Termination:
  - $\circ~$  30  $\Omega$  series and 50  $\Omega$  to GND.

## Equipment:


Model	Measurement / Purpose
Keysight DSA90604A (6 GHz,	Period jitter, differential voltage swing, rise/fall
20 Gsps)	time, duty cycle
Keysight 5052B Signal Source	Phase noise, integrated phase jitter
Analyzer	
Keysight 34980A	Power supply current
Keysight E3631A	Power supply
Keysight 53230A	Frequency


#### Test setup:

For waveform parameters measurement (rise/fall time, differential swing, duty cycle), both DUT outputs are terminated with 30  $\Omega$  series and 50  $\Omega$  to GND. Output signals are measured using Keysight 1134B active probe with Keysight N5425B probe head. All measurements are applied to the differential waveform. Figure 1 shows test setup diagram for waveform parameters measurement.

5451 Patrick Henry Drive, S	Santa Clara, California	a 95054 • 408.328.4400	<ul> <li>sitime.com</li> </ul>
-----------------------------	-------------------------	------------------------	--------------------------------

		Performance report for SiT9365, 161.132813 MHz, HCSL		
<b>Si</b> Time	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018





For period jitter measurement output is terminated with 30  $\Omega$  series and 50  $\Omega$  to GND at the input of hi-speed comparator (ADCMP581). AC coupled comparator's output is connected to oscilloscope channel. Figure 2 shows test setup diagram for period jitter measurement.




Figure 2: Test setup for measuring period jitter

For phase noise measurements, differential signal is converted to single-ended using impedance matching transformer. Transformer's output is connected to measurement instrument. Output is also terminated with 30  $\Omega$  series at the source side. Figure 3 shows test setup diagram for phase noise measurement.

5451 Patrick Henry Drive, Santa Clara, Calif	ornia 95054 • 408.328.4400 • sitime.com
----------------------------------------------	-----------------------------------------




Figure 3: Test setup for measuring phase noise.

For IDD measurement device output is floating. For frequency measurement differential-to-single-ended converter is used.

#### Data:

- Phase noise
- Integrated phase jitter
- RMS period jitter
- Peak-to-peak period jitter
- Rise/fall time
- Duty cycle
- Differential output swing
- IDD
- Frequency stability over temperature

Parameter		Voltage	
		2.5 V	3.3 V
Integrated Phase jitter (1.875 MHz - 20 MHz)	fs, rms	93	93
Integrated Phase jitter (12 kHz - 20 MHz)	fs, rms	222	223
Period jitter	ps, rms	0.97	0.98
Period jitter (10,000 cycles)		7.78	7.47
Duty cycle		50.0	50.0
Rise time (20% - 80%)	ps	374	372
Fall time (80% - 20%)	ps	383	380
Differential voltage swing	V	1.45	1.52
Current consumption (no load, output enabled)	mA	77.2	78.1
Current consumption (no load, output disabled)	mA	50.9	51.3

### Table 1: Summary performance data

5451 Patrick Henry Drive, Santa Clara, California 95054	• 408.328.4400 • sitime.com
---------------------------------------------------------	-----------------------------

		Performance report for SiT9365, 161.132813 MHz, HCSL		
	Туре:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018




Figure 4: Phase noise, 2.5 V

5451 Patrick Henry Drive, Santa Clara, California 95054	• 408.328.4400 • sitime.com
---------------------------------------------------------	-----------------------------

		Performance report for SiT9365, 161.132813 MHz, HCSL		
	Туре:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018




Figure 5: Phase noise, 3.3 V

5451 Patrick Henry Drive, Santa Clara, California 95	5054 • 408.328.4400 • sitime.com
------------------------------------------------------	----------------------------------

	Performance report for SiT9365, 161.132813 MHz, HCSL		
Type:	Performance report	Rev:	1.0
Orig:		Date:	April 16, 2018




Figure 6: Output waveform, 2.5 V


<b>Si</b> Time <sup>®</sup>		Performance report for SiT9365, 161.132813 MHz, HCSL		
	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018



Figure 7: Output waveform, 3.3 V

<b>Si</b> Time		Performance report for SiT9365, 161.132813 MHz, HCSL		
	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018





\*SiT9365 frequency stability is independent of output frequency.

5451 Patrick Henry Drive, Santa Clara, California 95054	• 408.328.4400 • sitime.com
---------------------------------------------------------	-----------------------------

<b>Si</b> Time <sup>®</sup>		Performance report for SiT9365, 161.132813 MHz, HCSL		
	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018




Figure 9: Frequency stability over temperature, 3.3 V

5451 Patrick Henry Drive, Santa Clara, California 95054 • 408.328.4400 • sitime	.com
---------------------------------------------------------------------------------	------