Ultra Low Jitter, Quad PLL, Programmable Frequency, 12-output Clock Generator
The SiT95211 offers programmable quad fractional frequency generation and translation with flexible input to output frequency translation options. Ultra high jitter performance DPLL supports up to 4 differential or single-ended input clocks that are common for all the 4 fractional PLLs and provides 12 differential output clocks. The clock outputs can be derived from any of the 4 PLLs in a fully flexible manner. This device is fully programmable with the I2C/SPI interface or an on-chip one-time programmable non-volatile memory for factory pre-programmed devices.
- Lower phase noise minimizes bit error rate and increases design margin in 56G/112G PAM4 I/O systems
- Better signal integrity increases design margin and leads to faster time to market
- Higher clock tree integration reduces system BOM and increases overall reliability
Don’t waste time shipping samples. Request demo & test parts remotely in our lab and qualify for your design today.
We are ready to help you!
Please complete the form below and someone will contact you. Items notated with an * are required.
| "Specs" | "Value" |
|---|---|
| Operating Temperature Range (°C) | -40 to 85 |
| Package Type (mm²) | 9x9 mm, 64-pin QFN |
| Phase Jitter (rms) | 85 fs typ.; 70 fs typ. (with MEMS oscillator) |
| Frequency Control DCO | 0.001 ppt (all outputs) |
| Input Type | LVCMOS, LVDS, LVPECL, CML |
| Internal ZDB Mode | <0.5 ns Input to Output delay variation |
| Phase Control DCO | <1 ps (all outputs) |
| Programmability | NVM OTP, External EEPROM, Partial autonomous, SPI/I2C |
| Repeatable Input-Output Delay | ±225 ps |
| Features | Independent output supply pins: 3.3 V, 2.5 V, or 1.8 V |
| Availability | Production |
-
64-pin 9x9 mm QFN Clock Generators - Network Synchronizers - Jitter Cleaners package
- Best in Class 85 fs / 70 fs integrated jitter for Quad PLL
- JESD204B/C Support for data converter clocks
- External EEPROM Support and on Chip OTP
- Frequency DCO (0.001ppt) and Phase control DCOs (< 1ps resolution)
- Internal ZDB on all PLLs with < +/- 500 ps input to output delay across temp
- Independent VDDO (3.3 / 2.5 / 1.8 V)
- Outputs can be phase aligned on independent sync pulse
- Ethernet
- Optical Transport Network (OTN) Clocking for Framers, Mappers & Processors
- Microwave Backhaul
- 100G / 200G / 400G / 800G Ethernet
- Wireless Networks
- Small Cells
- Storage, Servers & Datacenters
- SONET/SDH Stratum 3
- Test & Measurement
- Broadcast Video
SiT95211 Evaluation Board HW User Manual – Configure and evaluate device performance
Setup SiTGUI SiT9521x Software version 3.7 – Download software .zip file
| Resource Name | Resource Type | Date | Format | Size |
|---|