

Features

- Any frequency between 220.000001 MHz and 725 MHz, accurate to 6 decimal places. For HCSL output signaling, maximum frequency is 500 MHz. Contact [SiTime](#) for higher frequency options. For frequencies below 220.000001 MHz, refer to [SiT9366](#) datasheet. For standard frequencies up to 325 MHz, refer to [SiT9365](#) datasheet.
- LVPECL, LVDS and HCSL output signaling
- 0.1ps RMS phase jitter (random) for Ethernet applications
- Contact [SiTime](#) for frequency stability as low as ± 10 ppm
- Wide temperature range from -40°C to 105°C
Contact [SiTime](#) for higher temperature range options
- Industry-standard packages: 3.2 x 2.5, 7.0 x 5.0 mm and 5.0 x 3.2 mm package

Applications

- 100 Gbps Ethernet, SONET, SATA, SAS, Fibre Channel
- Telecom, networking, instrumentation, storage, servers



Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C at nominal supply voltage.

Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Frequency Range						
Output Frequency Range	f	220.000001	–	725	MHz	Accurate to 6 decimal places
Frequency Stability						
Frequency Stability	F_stab	-10	–	+10	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage and load variations. Contact SiTime for ± 10 ppm.
		-20	–	+20	ppm	
		-25	–	+25	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage and load variations
		-50	–	+50	ppm	
First Year Aging	F_aging1	–	± 1	–	ppm	At 25°C
Temperature Range						
Operating Temperature Range	T_use	-20	–	+70	$^{\circ}\text{C}$	Extended Commercial
		-40	–	+85	$^{\circ}\text{C}$	Industrial
		-40	–	+95	$^{\circ}\text{C}$	
		-40	–	+105	$^{\circ}\text{C}$	Extended Industrial
Supply Voltage						
Supply Voltage	Vdd	2.97	3.30	3.63	V	
		2.70	3.00	3.30	V	
		2.52	2.80	3.08	V	
		2.25	2.50	2.75	V	
Input Characteristics						
Input Voltage High	VIH	70%	–	–	Vdd	Pin 1, OE
Input Voltage Low	VIL	–	–	30%	Vdd	Pin 1, OE
Input Pull-up Impedance	Z_in	–	100	–	k Ω	Pin 1, OE logic high or logic low
Output Characteristics						
Duty Cycle	DC	45	–	55	%	
Startup and OE Timing						
Startup Time	T_start	–	–	3.0	ms	Measured from the time Vdd reaches its rated minimum value.
OE Enable/Disable Time	T_oe	–	–	3.8	μs	f = 322.265625 MHz. Measured from the time OE pin reaches rated VIH and VIL to the time clock pins reach 90% of swing and high-Z. See Figure 6 and Figure 7 .

Table 2. Electrical Characteristics – LVPECL Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption	I _{dd}	–	–	94	mA	Excluding Load Termination Current, V _{dd} = 3.3V or 2.5V
OE Disable Supply Current	I _{OE}	–	–	63	mA	OE = Low
Output Disable Leakage Current	I _{leak}	–	0.15	–	μA	OE = Low
Maximum Output Current	I _{driver}	–	–	33	mA	Maximum average current drawn from OUT+ or OUT-
Output Characteristics						
Output High Voltage	VOH	V _{dd} -1.15	–	V _{dd} -0.7	V	See Figure 2.
Output Low Voltage	VOL	V _{dd} -2.0	–	V _{dd} -1.5	V	See Figure 2.
Output Differential Voltage Swing	V _{Swing}	1.2	1.6	2.0	V	See Figure 3.
Rise/Fall Time	T _r , T _f	–	225	330	ps	20% to 80%, see Figure 3.
Jitter – 7.0 x 5.0 mm Package						
RMS Period Jitter ^[2]	T _{jitt}	–	1.0	1.6	Ps	f = 100, 156.25 or 212.5 MHz, V _{dd} = 3.3V or 2.5V
RMS Phase Jitter (random)	T _{phj}	–	0.220	0.270	Ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C.
		–	0.220	0.300	Ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -40 to 95°C and -40 to 105°C
		–	0.1	–	Ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all V _{dd} levels
Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages						
RMS Period Jitter ^[2]	T _{jitt}	–	1.0	1.6	Ps	f = 100, 156.25 or 212.5 MHz, V _{dd} = 3.3V or 2.5V
RMS Phase Jitter (random)	T _{phj}	–	0.225	0.282	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C.
		–	0.225	0.315	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -40 to 95°C and -40 to 105°C
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all V _{dd} levels

Notes:

1. Measured according to JESD65B

Table 3. Electrical Characteristics – LVDS Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption	I _{dd}	–	–	85	mA	Excluding Load Termination Current, V _{dd} = 3.3V or 2.5V
OE Disable Supply Current	I _{OE}	–	–	63	mA	OE = Low
Output Disable Leakage Current	I _{leak}	–	0.15	–	μA	OE = Low
Output Characteristics						
Differential Output Voltage	V _{OD}	250	–	450	mV	See Figure 4.
V _{OD} Magnitude Change	ΔV _{OD}	–	–	50	mV	See Figure 4.
Offset Voltage	V _{OS}	1.125	–	1.375	V	See Figure 4.
V _{OS} Magnitude Change	ΔV _{OS}	–	–	50	mV	See Figure 4.
Rise/Fall Time	T _r , T _f	–	370	470	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, Figure 1.
Jitter – 7.0 x 5.0 mm Package						
RMS Period Jitter ^[2]	T _{jitt}	–	0.92	1.6	ps	f = 100, 156.25 or 212.5 MHz, V _{dd} = 3.3V or 2.5V
RMS Phase Jitter (random)	T _{phj}	–	0.215	0.265	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -20 to 70°C and -40-85°C.
		–	0.215	0.280	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges are -40 to 95°C and -40 to 105°C.
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz. Includes spurs for all V _{dd} levels.
Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages						
RMS Period Jitter ^[2]	T _{jitt}	–	0.92	1.6	ps	f = 100, 156.25 or 212.5 MHz, V _{dd} = 3.3V or 2.5V
RMS Phase Jitter (random)	T _{phj}	–	0.235	0.282	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -20 to 70°C and -40-85°C.
		–	0.235	0.310	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges are -40 to 95°C and -40 to 105°C.
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz. Includes spurs for all V _{dd} levels.

Notes:

- Measured according to JESD65B

Table 4. Electrical Characteristics – HCSL Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption	I _{dd}	–	–	97	mA	Excluding Load Termination Current, V _{dd} = 3.3V or 2.5V
OE Disable Supply Current	I _{OE}	–	–	63	mA	OE = Low
Output Disable Leakage Current	I _{leak}	–	0.15	–	µA	OE = Low
Maximum Output Current	I _{driver}	–	–	35	mA	Maximum average current drawn from OUT+ or OUT-
Output Characteristics						
Output High Voltage	VOH	0.60	–	0.90	V	See Figure 2.
Output Low Voltage	VOL	-0.05	–	0.08	V	See Figure 2.
Output Differential Voltage Swing	V _{Swing}	1.2	1.4	1.9	V	See Figure 3.
Rise/Fall Time	Tr, Tf	–	360	505	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 2.
Jitter – 7.0 x 5.0 mm Package						
RMS Period Jitter ^[3]	T _{jitt}	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V _{dd} = 3.3V or 2.5V
RMS Phase Jitter (random)	T _{phj}	–	0.215	0.265	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -20 to 70°C and -40 -85°C.
		–	0.215	0.282	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature range ranges -40 to 95°C and -40 to 105°C
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all V _{dd} levels
Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages						
RMS Period Jitter ^[3]	T _{jitt}	–	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, V _{dd} = 3.3V or 2.5V
RMS Phase Jitter (random)	T _{phj}	–	0.235	0.282	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C.
		–	0.235	0.305	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V _{dd} levels, includes spurs. Temperature ranges -40 to 95°C and -40 to 105°C.
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs for all V _{dd} levels.

Notes:
 3. Measured according to JESD65

Table 5. Pin Description

Pin	Map	Functionality	
1	OE/NC	Output Enable (OE)	H ^[4] : specified frequency output L: output is high impedance
		Non Connect (NC)	H or L or Open: No effect on output frequency or other device functions.
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation
3	GND	Power	VDD Power Supply Ground
4	OUT+	Output	Oscillator output
5	OUT-	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage ^[5]




Figure 1. Pin Assignments

Notes:
 3. In OE mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven.
 4. A capacitor of value 0.1 µF or higher between V_{dd} and GND is required. An additional 10 µF capacitor between V_{dd} and GND is required for the best phase jitter performance.

Table 6. Absolute Maximum Ratings

Caution: Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Vdd	-0.5	4.0	V
VIH		Vdd + 0.3V	V
VIL	-0.3		V
Storage Temperature	-65	150	°C
Maximum Junction Temperature		130	°C
Soldering Temperature (follow standard Pb-free soldering guidelines)		260	°C

Table 7. Thermal Considerations^[6]

Package	θ_{JA} , 4 Layer Board (°C/W)	θ_{JC} , Bottom (°C/W)
3225, 6-pin	80	30
5032, 6-pin	TBD	TBD
7050, 6-pin	52	19

Notes:

5. Refer to JESD51 for θ_{JA} and θ_{JC} definitions, and reference layout used to determine the θ_{JA} and θ_{JC} values in the above table.

Table 8. Maximum Operating Junction Temperature^[7]

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	95°C
85°C	110°C
95°C	120°C
105°C	130°C

Notes:

6. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Table 9. Environmental Compliance

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	<i>g</i>
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	<i>g</i>
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Compliant		

Waveform Diagrams




Figure 2. LVPECL/HCSL Voltage Levels per Differential Pin (OUT+/OUT-)




Figure 3. LVPECL/HCSL Voltage Levels Across Differential Pair




Figure 4. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)




Figure 5. LVDS Differential Waveform




Figure 6. Hardware OE Enable Timing




Figure 7. Hardware OE Disable Timing

Termination Diagrams

LVPECL:




Figure 8. LVPECL with AC-coupled Termination




Figure 9. LVPECL DC-coupled Load Termination with Thevenin Equivalent Network




Figure 10. LVPECL with Y-Bias Termination

Termination Diagrams (Continued)




Figure 11. LVPECL with DC-coupled Parallel Shunt Load Termination

Termination Diagrams (Continued)

LVDS:




Figure 12. LVDS Single DC Termination at the Load




Figure 13. LVDS double AC Termination with Capacitor Close to the Load




Figure 14. LVDS Double DC Termination

Termination Diagrams (Continued)

HCSL:




Figure 15. HCSL Interface Termination

Dimensions and Patterns


Package Size – Dimensions (Unit: mm) ^[8]	Recommended Land Pattern (Unit: mm) ^[9]																																																					
<p>3.2 x 2.5 x 0.85 mm</p> <table border="1"> <caption>Dimension Table</caption> <thead> <tr> <th></th> <th>Symbol</th> <th>Min</th> <th>Nom</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>TOTAL THICKNESS</td> <td>A</td> <td>0.800</td> <td>0.850</td> <td>0.900</td> </tr> <tr> <td rowspan="2">BODY SIZE</td> <td>X</td> <td>D</td> <td>2.400</td> <td>2.500</td> <td>2.600</td> </tr> <tr> <td>Y</td> <td>E</td> <td>3.200</td> <td>3.200</td> <td>3.300</td> </tr> <tr> <td>LEAD PITCH</td> <td>e</td> <td colspan="3">1.100 BSC</td> </tr> <tr> <td>LEAD LENGTH</td> <td>L</td> <td>0.650</td> <td>0.700</td> <td>0.750</td> </tr> <tr> <td>LEAD WIDTH</td> <td>W</td> <td>0.550</td> <td>0.600</td> <td>0.650</td> </tr> </tbody> </table> <table border="1"> <tr> <td>6L QFN</td> <td>Package Outline</td> </tr> <tr> <td>3.2 x 2.5 x 0.75 mm</td> <td></td> </tr> <tr> <td>POD-38 Rev A</td> <td></td> </tr> </table>		Symbol	Min	Nom	Max	TOTAL THICKNESS	A	0.800	0.850	0.900	BODY SIZE	X	D	2.400	2.500	2.600	Y	E	3.200	3.200	3.300	LEAD PITCH	e	1.100 BSC			LEAD LENGTH	L	0.650	0.700	0.750	LEAD WIDTH	W	0.550	0.600	0.650	6L QFN	Package Outline	3.2 x 2.5 x 0.75 mm		POD-38 Rev A		<p>3.2 x 2.5 x 0.85 mm</p>											
	Symbol	Min	Nom	Max																																																		
TOTAL THICKNESS	A	0.800	0.850	0.900																																																		
BODY SIZE	X	D	2.400	2.500	2.600																																																	
	Y	E	3.200	3.200	3.300																																																	
LEAD PITCH	e	1.100 BSC																																																				
LEAD LENGTH	L	0.650	0.700	0.750																																																		
LEAD WIDTH	W	0.550	0.600	0.650																																																		
6L QFN	Package Outline																																																					
3.2 x 2.5 x 0.75 mm																																																						
POD-38 Rev A																																																						
<p>5.0 x 3.2 x 0.85 mm^[10]</p> <table border="1"> <caption>Dimension Table</caption> <thead> <tr> <th></th> <th>Symbol</th> <th>Min</th> <th>Nom</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>TOTAL THICKNESS</td> <td>A</td> <td>0.800</td> <td>0.850</td> <td>0.900</td> </tr> <tr> <td rowspan="2">BODY SIZE</td> <td>X</td> <td>D</td> <td>3.100</td> <td>3.200</td> <td>3.300</td> </tr> <tr> <td>Y</td> <td>E</td> <td>4.900</td> <td>5.000</td> <td>5.100</td> </tr> <tr> <td rowspan="2">EP SIZE</td> <td>X</td> <td>J</td> <td>0.500</td> <td>0.600</td> <td>0.700</td> </tr> <tr> <td>Y</td> <td>K</td> <td>3.100</td> <td>3.200</td> <td>3.300</td> </tr> <tr> <td>LEAD PITCH</td> <td>e</td> <td colspan="3">1.270 BSC</td> </tr> <tr> <td>LEAD LENGTH</td> <td>L</td> <td>0.850</td> <td>0.900</td> <td>0.950</td> </tr> <tr> <td>LEAD WIDTH</td> <td>W</td> <td>0.590</td> <td>0.640</td> <td>0.690</td> </tr> </tbody> </table> <table border="1"> <tr> <td>6L QFN</td> <td>Package Outline</td> </tr> <tr> <td>5.0 x 3.2 x 0.85 mm</td> <td></td> </tr> <tr> <td>POD-39 Rev A</td> <td></td> </tr> </table>		Symbol	Min	Nom	Max	TOTAL THICKNESS	A	0.800	0.850	0.900	BODY SIZE	X	D	3.100	3.200	3.300	Y	E	4.900	5.000	5.100	EP SIZE	X	J	0.500	0.600	0.700	Y	K	3.100	3.200	3.300	LEAD PITCH	e	1.270 BSC			LEAD LENGTH	L	0.850	0.900	0.950	LEAD WIDTH	W	0.590	0.640	0.690	6L QFN	Package Outline	5.0 x 3.2 x 0.85 mm		POD-39 Rev A		<p>5.0 x 3.2 x 0.85 mm^[10]</p>
	Symbol	Min	Nom	Max																																																		
TOTAL THICKNESS	A	0.800	0.850	0.900																																																		
BODY SIZE	X	D	3.100	3.200	3.300																																																	
	Y	E	4.900	5.000	5.100																																																	
EP SIZE	X	J	0.500	0.600	0.700																																																	
	Y	K	3.100	3.200	3.300																																																	
LEAD PITCH	e	1.270 BSC																																																				
LEAD LENGTH	L	0.850	0.900	0.950																																																		
LEAD WIDTH	W	0.590	0.640	0.690																																																		
6L QFN	Package Outline																																																					
5.0 x 3.2 x 0.85 mm																																																						
POD-39 Rev A																																																						
<p>7.0 x 5.0 x 0.85 mm^[10]</p> <table border="1"> <caption>Dimension Table</caption> <thead> <tr> <th></th> <th>Symbol</th> <th>Min</th> <th>Nom</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>TOTAL THICKNESS</td> <td>A</td> <td>0.800</td> <td>0.850</td> <td>0.900</td> </tr> <tr> <td rowspan="2">BODY SIZE</td> <td>X</td> <td>D</td> <td>4.900</td> <td>5.000</td> <td>5.100</td> </tr> <tr> <td>Y</td> <td>E</td> <td>6.900</td> <td>7.000</td> <td>7.100</td> </tr> <tr> <td rowspan="2">EP SIZE</td> <td>X</td> <td>J</td> <td>1.400</td> <td>1.500</td> <td>1.600</td> </tr> <tr> <td>Y</td> <td>K</td> <td>3.400</td> <td>3.500</td> <td>3.600</td> </tr> <tr> <td>LEAD PITCH</td> <td>e</td> <td colspan="3">2.540 BSC</td> </tr> <tr> <td>LEAD LENGTH</td> <td>L</td> <td>0.850</td> <td>0.900</td> <td>0.950</td> </tr> <tr> <td>LEAD WIDTH</td> <td>W</td> <td>1.350</td> <td>1.400</td> <td>1.450</td> </tr> </tbody> </table> <table border="1"> <tr> <td>6L QFN</td> <td>Package Outline</td> </tr> <tr> <td>7.0 x 5.0 x 0.90 mm</td> <td></td> </tr> <tr> <td>POD-37 Rev A</td> <td></td> </tr> </table>		Symbol	Min	Nom	Max	TOTAL THICKNESS	A	0.800	0.850	0.900	BODY SIZE	X	D	4.900	5.000	5.100	Y	E	6.900	7.000	7.100	EP SIZE	X	J	1.400	1.500	1.600	Y	K	3.400	3.500	3.600	LEAD PITCH	e	2.540 BSC			LEAD LENGTH	L	0.850	0.900	0.950	LEAD WIDTH	W	1.350	1.400	1.450	6L QFN	Package Outline	7.0 x 5.0 x 0.90 mm		POD-37 Rev A		<p>7.0 x 5.0 x 0.85 mm^[10]</p> <p>Note: Circles in center pad are thermal vias, recommended to improve thermal performance</p>
	Symbol	Min	Nom	Max																																																		
TOTAL THICKNESS	A	0.800	0.850	0.900																																																		
BODY SIZE	X	D	4.900	5.000	5.100																																																	
	Y	E	6.900	7.000	7.100																																																	
EP SIZE	X	J	1.400	1.500	1.600																																																	
	Y	K	3.400	3.500	3.600																																																	
LEAD PITCH	e	2.540 BSC																																																				
LEAD LENGTH	L	0.850	0.900	0.950																																																		
LEAD WIDTH	W	1.350	1.400	1.450																																																		
6L QFN	Package Outline																																																					
7.0 x 5.0 x 0.90 mm																																																						
POD-37 Rev A																																																						

Notes:

- Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
- A capacitor of value 0.1 μ F or higher between Vdd and GND is required. An additional 10 μ F capacitor between Vdd and GND is required for the best phase jitter performance
- The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.

Ordering Information

SiT9367AC-1B2-33E322.265625T



Notes:

- 10. Contact SiTime for ± 10 ppm option.
- 11. Bulk is available for sampling only.
- 12. Contact SiTime for higher frequency HCSSL options.

Table 10. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	12 mm T&R (3ku)	12 mm T&R (1ku)	16 mm T&R (3ku)	16 mm T&R (1ku)
7.0 x 5.0	—	—	—	—	T	Y
5.0 x 3.2			T	Y		
3.2 x 2.5	D	E			—	—

Table 11. Additional Information

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
Part number Generator	Tool used to create the part number based on desired features.	—
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	http://www.sitime.com/component/docman/doc_download/243-manufacturing-notes-for-sitime-oscillators
Qualification Reports	RoHS report, reliability reports, composition reports	http://www.sitime.com/support/quality-and-reliability
Performance Reports	Additional performance data such as phase noise, current consumption and jitter for selected frequencies	http://www.sitime.com/support/performance-measurement-report
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes

Table 12. Revision History

Revision	Release Date	Change Summary
1.0	07/21/17	Initial draft
1.03		Corrected max frequency in ordering information table. Added 5.0 x 3.2 package. Added preliminary IPJ numbers for 5032 package. Will be updated after characterization. Corrected minor errors. Added Additional Information Table.
1.04	May 11, 2018	Performed minor edits and updated Ordering Information.

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2017. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.