

### Description

The SiT9357 is a ruggedized ultra-low jitter differential ApexMEMS® oscillator that engineered for military and aerospace applications. It delivers the most stable timing under environmental stressors such as shock, vibration, high heat, rapid thermal transients, and power supply noise.

In addition to standard differential signal types, a unique FlexSwing™ output-driver performs like LVPECL and provides independent control of voltage swing and DC offset to simplify interfacing with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. The device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

The SiT9357 is factory programmed for specific combinations of frequency, stability, output signaling, voltage, and output enable functionality. Programmability enables SiTime to deliver optimized clock configurations while eliminating long lead times and customization costs associated with quartz devices where each combination is custom built.

The wide frequency range and programmability makes this device ideal for communications, networking, and military and aerospace applications that require a variety of frequencies and operate in noisy environments.

Refer to [Manufacturing Notes](#) for proper reflow profile, tape and reel dimension, and other manufacturing related information.


### Features

- 0.04 or 0.1 ppb/g acceleration sensitivity for harsh environments.
- Frequencies between 220 MHz and 900 MHz accurate to 6 decimal places. See [Table 2](#) for information.  
(For frequencies below 220 MHz, refer to [SiT9356](#) datasheet)
- 150 fs RMS typical phase jitter, 12 kHz to 20 MHz
- 13 fs/mV typical PSNR
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±20, ±30 and ±50 ppm frequency stabilities
- Wide temperature range (-55°C to 125°C)
- AEC-Q100 qualified
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous power supply voltage range options
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package

### Applications


- Avionics
- Military networking equipment
- Advanced displays
- Optical modules
- Coherent optics
- Server and storage systems
- Broadcast Video

### Block Diagram



**Figure 1. SiT9357 Block Diagram**

### Package Pinout



**Figure 2. Pin Assignments (Top view)**  
(Refer to [Table 16](#) for Pin Descriptions)

## Ordering Information


SiT9357A**M-01B3A3310-220.000001D**

Table 1. Ordering Codes for Supported Tape &amp; Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	E	G
2.5 x 2.0	D	E	G
3.2 x 2.5	D	E	G

Table 2. Released Frequencies

233.250000 MHz	250.000000 MHz	266.667000 MHz	270.000000 MHz	296.703296 MHz	300.000000 MHz	300.120000 MHz
312.500000 MHz	322.265625 MHz	333.330000 MHz	350.000000 MHz	390.625000 MHz	391.770000 MHz	400.000000 MHz
425.000000 MHz	480.000000 MHz	500.000000 MHz	512.000000 MHz	625.000000 MHz	639.000000 MHz	644.531250 MHz
650.000000 MHz	800.000000 MHz	837.500000 MHz	Contact SiTime for other Frequencies			

## Table Of Contents

Description .....	1
Features .....	1
Applications .....	1
Block Diagram .....	1
Package Pinout .....	1
Ordering Information .....	2
Electrical Characteristics .....	4
Pin Description .....	15
FlexSwing Configurations .....	16
Test Circuit Diagrams .....	18
Test Setups for LVPECL Measurements .....	18
Test Setups for FlexSwing Measurements .....	19
Test Setups for LVDS Measurements .....	20
Test Setups for HCSL Measurements .....	21
Test Setups for Low-Power HCSL Measurements .....	22
Waveform Diagrams .....	23
Termination Diagrams .....	25
LVPECL and FlexSwing Termination .....	25
LVDS, Supply Voltage: 1.8 V $\pm$ 5%, 2.5 V $\pm$ 10%, 3.3 V $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .....	26
HCSL, Supply Voltage: 1.8 V $\pm$ 5%, 2.5 V $\pm$ 10%, 3.3 V $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .....	26
Low-power HCSL, Supply Voltage: 1.8 V $\pm$ 5%, 2.5 V $\pm$ 10%, 3.3 V $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V .....	26
Dimensions and Patterns — 2.0 x 1.6 mm x mm .....	27
Dimensions and Patterns — 2.5 x 2.0 mm x mm .....	28
Dimensions and Patterns — 3.2 x 2.5 mm x mm .....	29
Additional Information .....	30
Revision History .....	30

## Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage. See [Test Circuit Diagrams](#) for the test setups used with each signaling type.

**Table 3. Electrical Characteristics – Common to All Output Signaling Types**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Frequency Range						
Output Frequency Range	f	220.000001	–	900.000000	MHz	Refer to <a href="#">Table 2</a> for the list of supported frequencies. For other frequencies, <a href="#">contact SiTime</a>
Frequency Stability						
Frequency Stability	F_stab	–	–	±20	ppm	Frequency ordering code “1” -40°C to +105°C (Temperature Ordering Codes “I” and “E”) Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 2 pF ±10%, and 10 years aging at 85°C
		–	–	±30	ppm	Frequency ordering code “8” -40°C to +105°C (Temperature Ordering Codes “I” and “E”) -40°C to +105°C, ±50 ppm for +105°C to +125°C (Temperature Ordering Code “A”) -55°C to +105°C, ±50 ppm for +105°C to +125°C (Temperature Ordering Code “M”) Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 2 pF ± 10%, and 10 years aging at 85°C
		–	–	±50	ppm	Frequency ordering code “2” Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 2 pF ± 10%, and 10 years aging at 85°C
10 Year Aging	F_10y	–	±0.7	2.3	ppm	Ambient temperature of 85°C
Rugged Characteristics						
Acceleration (g) sensitivity, Gamma Vector	F-g	–	–	0.04	ppb/g	Special Feature “B” ordering code Ultra-Low sensitivity grade; total gamma over 3 axes; 330 Hz to 1.9 kHz, MIL-PRF-55310, section 4.8.18.3.1.
		–	–	0.1	ppb/g	Special Feature “A” ordering code Low sensitivity grade; total gamma over 3 axes; 330 Hz to 1.9 kHz, MIL-PRF-55310, section 4.8.18.3.1.
Temperature Range						
Operating Temperature Range	T_use	-40	–	+85	°C	Industrial, ambient temperature, “I” ordering code
		-40	–	+105	°C	Extended industrial, ambient temperature, “E” ordering code
		-40	–	+125	°C	Automotive, ambient temperature, “A” ordering code
		-55	–	+125	°C	Military, ambient temperature, “M” ordering code
Supply Voltage						
Supply Voltage	Vdd	1.71	–	3.63	V	Voltage-supply order code “YY”, except LVPECL
		2.25	–	3.63	V	Voltage-supply order code “XX”
		1.71	1.80	1.89	V	Voltage-supply order code “18”, except LVPECL
		2.25	2.50	2.75	V	Voltage-supply order code “25”
		2.97	3.30	3.63	V	Voltage-supply order code “33”

Table 3. Electrical Characteristics – Common to All Output Signaling Types (continued)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Input Characteristics</b>						
Input Voltage High	V <sub>IH</sub>	70%	–	–	V <sub>dd</sub>	Logic High function for Pin 1
Input Voltage Low	V <sub>IL</sub>	–	–	30%	V <sub>dd</sub>	Logic High function for Pin 1
Input Pull-up/Pull-down Impedance	Z <sub>in</sub>	–	120	–	kΩ	Pin 1 for OE function
<b>Output Characteristics</b>						
Duty Cycle	DC	45	–	55	%	See Figure 15 for waveform.
<b>Startup, OE and SE Timing</b>						
Startup Time	T <sub>start</sub>	–	1.2	2	ms	Measured from the time V <sub>dd</sub> reaches its rated minimum value
Output Enable Time 1	T <sub>oe</sub>	–	–	100+3 clock cycles	ns	For all signaling types except Low-Power HCSL. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 21 for waveform.
Output Enable Time 2	T <sub>oe</sub>	–	–	500+3 clock cycles	ns	For Low-Power HCSL signaling type. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 21 for waveform.
Output Disable Time	T <sub>od</sub>	–	–	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See Figure 22 for waveform.
<b>Jitter and Phase Noise, measured at f = 622.08 MHz</b>						
RMS Phase Jitter (random)	T <sub>phj</sub>	–	150	200	fs	12 kHz to 20 MHz offset frequency integration bandwidth. Contact SiTime for <100 fs rms jitter
Spurious Phase Noise	PN <sub>spur</sub>	–	-88	–	dBc	12 kHz to 20 MHz offset frequency range
RMS Period Jitter <sup>[1]</sup>	T <sub>jitt_per</sub>	–	0.62	0.72	ps	Measured based on 10K cycle
Peak Cycle-to-cycle Jitter <sup>[1]</sup>	T <sub>jitt_cc</sub>	–	3.5	4.4	ps	Measured based on 1K cycle

**Note:**

1. Measured according to JESD65B using Keysight DSAX91604A Oscilloscope.

**Table 4. Electrical Characteristics – LVPECL** | Supply voltage (“order code”): 2.5 V  $\pm 10\%$  (“25”), 3.3 V  $\pm 10\%$  (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal supply voltage of 2.5 V and nominal frequency of 622.08 MHz unless otherwise stated. See [Figure 4](#) and [Figure 5](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	46	56.5	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination 1	Idd_oe_wt1	–	58	72	mA	Including load termination current as shown in <a href="#">Figure 26</a> for Vdd=3.3 V $\pm 10\%$ , Vdd=2.25 V to 3.63 V and R3=50 Ohms.
		–	58	66.5	mA	Including load termination current as shown in <a href="#">Figure 26</a> for Vdd=2.5 V $\pm 10\%$ and R3=50 Ohms.
Current Consumption, Output Enabled with Termination 2	Idd_oe_wt2	–	71	76.5	mA	Including load termination current. See <a href="#">Figure 27</a> for termination.
Current Consumption Output Disabled with Termination 1	Idd_od_wt1	–	59	74.5	mA	Including load termination current as shown in <a href="#">Figure 26</a> for Vdd=3.3 V $\pm 10\%$ , Vdd=2.25 V to 3.63 V and R3=50 Ohms. Driver output is at logic-high voltage levels.
		–	59	67.5	mA	Including load termination current as shown in <a href="#">Figure 26</a> for Vdd=2.5 V $\pm 10\%$ and R3=50 Ohms. Driver output is at logic-high voltage levels.
Current Consumption, Output Disabled with Termination 2	Idd_od_wt2	–	74	80.5	mA	Including load termination current. See <a href="#">Figure 27</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	Vdd-1.15	Vdd-0.95	Vdd-0.77	V	See <a href="#">Figure 14</a> for waveform.
Output Low Voltage	VOL	Vdd-1.92	Vdd-1.7	Vdd-1.57	V	See <a href="#">Figure 14</a> for waveform.
Output Differential Voltage Swing	V_Swing	1.35	1.5	1.7	V	See <a href="#">Figure 15</a> for waveform.
Rise/Fall Time	Tr, Tf	–	120	170	ps	20% to 80%. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	65	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V_ds	–	$\pm 30$	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V_ov	–	8	–	%	Measured as percent of V_Swing. See <a href="#">Figure 19</a> for waveform.
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	13	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	4.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 4</a> .
Power Supply-Induced Phase Noise	PSPN	–	-64	–	dBc	50 mV peak-peak ripple on VDD.
		–	-73.5	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 4</a> .

**Table 5. Electrical Characteristics – FlexSwing** | Supply voltage (“order code”) referred to VDD, only: 2.5 V  $\pm 10\%$  (“25”), 3.3 V  $\pm 10\%$  (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal frequency of 622.08 MHz unless otherwise stated. See [Figure 6](#) and [Figure 7](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	49.5	62.5	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	58.5	74	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 26</a> for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=100 Ohms.
		–	58.5	66.5	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 26</a> for Vdd=2.5 V ±10%, and R3=100 Ohms.
Current Consumption Output Disabled with Termination	Idd_od_wt	–	57	73	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 26</a> for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=100 Ohms. Driver output is at logic-high voltage levels.
		–	57	66	mA	Including load termination current, for FlexSwing order code “ER”. See <a href="#">Figure 26</a> for Vdd=2.5 V ±10%, and R3=100 Ohms. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	VHn -0.25	VHn	VHn +0.19	V	See <a href="#">Figure 14</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn -0.24	VLn	VLn +0.19	V	See <a href="#">Figure 14</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-22%	2*( VHn-VLn)	+22%	V	See <a href="#">Figure 15</a> for waveform.
Rise/Fall Time	Tr, Tf	–	115	170	ps	20% to 80%. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	55	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V_ds	–	±40	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V_ov	–	8	–	%	Measured as percent of V_Swing. See <a href="#">Figure 19</a> for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	17	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “ER”.
		–	4.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “ER”. Using RC power supply filter as shown in <a href="#">Figure 6</a> .
Power Supply-Induced Phase Noise	PSPN	–	-61.5	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “ER”.
		–	-69	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “ER”. Using RC power supply filter as shown in <a href="#">Figure 6</a> .

**Table 6. Electrical Characteristics – FlexSwing** | Supply voltage (“order code”) referred to GND, only: 1.8 V  $\pm 5\%$  (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal frequency of 622.08 MHz unless otherwise stated. See [Figure 6](#) and [Figure 7](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Current Consumption						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	46.5	54	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	56	62	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 26</a> for Vdd=1.8 V ±5% and R3=100 Ohms.
		–	56	64	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 26</a> for Vdd=1.71 V to 3.63 V and R3=100 Ohms.
Current Consumption Output Disabled with Termination	Idd_od_wt	–	56	61.5	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 26</a> for Vdd=1.8 V ±5% and R3=100 Ohms. Driver output is at logic-high voltage levels.
		–	56	63.5	mA	Including load termination current, for FlexSwing order code “3E”. See <a href="#">Figure 26</a> for Vdd=1.71 V to 3.63 V and R3=100 Ohms. Driver output is at logic-high voltage levels.
Output Characteristics						
Output High Voltage	VOH	VHn – 0.13	VHn	VHn + 0.12	V	See <a href="#">Figure 14</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn – 0.13	VLn	VLn + 0.12	V	See <a href="#">Figure 14</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-22%	2*( VHn-VLn)	+22%	V	See <a href="#">Figure 15</a> for waveform.
Rise/Fall Time	Tr, Tf	–	120	180	ps	20% to 80%. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	60	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V_ds	–	±40	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V_ov	–	8	–	%	Measured as percent of V_Swing. See <a href="#">Figure 19</a> for waveform.
Power Supply Noise Immunity						
Power Supply-Induced Jitter Sensitivity	PSJS	–	15	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “3E”.
		–	3	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “3E”. Using RC power supply filter as shown in <a href="#">Figure 6</a> .
Power Supply-Induced Phase Noise	PSPN	–	-62.5	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “3E”.
		–	-76.5	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “3E”. Using RC power supply filter as shown in <a href="#">Figure 6</a> .



**Table 7. Electrical Characteristics – FlexSwing** | Supply voltage (“order code”) referred to GND, only: 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal frequency of 622.08 MHz unless otherwise stated. See [Figure 6](#) and [Figure 7](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	4.5	54	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	57	63.5	mA	Including load termination current, for FlexSwing order code “VP”. See <a href="#">Figure 26</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V, and R3=100 Ohms.
Current Consumption Output Disabled with Termination	Idd_od_wt	–	57.5	66	mA	Including load termination current, for FlexSwing order code “VP”. See <a href="#">Figure 26</a> for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V, and R3=100 Ohms. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	VHn - 0.15	VHn	VHn + 0.1	V	See <a href="#">Figure 14</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn - 0.16	VLn	VLn + 0.1	V	See <a href="#">Figure 14</a> for waveform; Refer to <a href="#">Table 17</a> or <a href="#">Table 18</a> order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing	-21%	2*( VHn-VLn)	+21%	V	See <a href="#">Figure 15</a> for waveform.
Rise/Fall Time	Tr, Tf	–	120	170	ps	20% to 80%. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	60	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V_ds	–	$\pm$ 40	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V_ov	–	8	–	%	Measured as percent of V_Swing. See <a href="#">Figure 19</a> for waveform.
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	17	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “VP”
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code “VP”. Using RC power supply filter as shown in <a href="#">Figure 6</a> .
Power Supply-Induced Phase Noise	PSPN	–	-61.5	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “VP”.
		–	-73	–	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code “VP”. Using RC power supply filter as shown in <a href="#">Figure 6</a> .

**Table 8. Electrical Characteristics – LVDS** | Supply voltage (“order code”): 2.5 V  $\pm$ 10% (“25”), 3.3 V  $\pm$ 10% (“33”), 2.25 V to 3.63 V (“XX”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 622.08 MHz unless otherwise stated. See [Figure 8](#) and [Figure 9](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption, Output Enabled without Termination	I <sub>dd_oe_nt</sub>	–	40.5	48	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	I <sub>dd_oe_wt</sub>	–	44.5	51.5	mA	Including load termination current. See <a href="#">Figure 30</a> for termination.
Current Consumption Output Disabled with Termination	I <sub>dd_od_wt</sub>	–	46	52	mA	Including load termination current. See <a href="#">Figure 30</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Differential Output Voltage	V <sub>OD</sub>	250	345	450	mV	See <a href="#">Figure 16</a> for waveform.
Delta VOD	$\Delta$ V <sub>OD</sub>	–	–	50	mV	See <a href="#">Figure 16</a> for waveform.
Offset Voltage	V <sub>OS</sub>	1.125	1.25	1.375	V	See <a href="#">Figure 16</a> for waveform.
Delta VOS	$\Delta$ V <sub>OS</sub>	–	–	50	mV	See <a href="#">Figure 16</a> for waveform.
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	70	100	ps	Measured 20% to 80% using <a href="#">Figure 30</a> for termination. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V <sub>da</sub>	–	25	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V <sub>ds</sub>	–	$\pm$ 40	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V <sub>ov</sub>	–	16	–	%	Measured as percent of V <sub>OD</sub> . See <a href="#">Figure 20</a> for waveform.
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	14	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 8</a> .
Power Supply-Induced Phase Noise	PSPN	–	-63	–	dBc	50 mV peak-peak ripple on VDD.
		–	-76	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 8</a> .

**Table 9. Electrical Characteristics – LVDS** | Supply voltage (“order code”): 1.8 V  $\pm$ 5% (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 622.08 MHz unless otherwise stated. See [Figure 8](#) and [Figure 9](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	40.5	48	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	44.5	51.5	mA	Including load termination current. See <a href="#">Figure 30</a> for termination.
Current Consumption Output Disabled with Termination	Idd_od_wt	–	48	52	mA	Including load termination current. See <a href="#">Figure 30</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Differential Output Voltage	VOD	250	345	450	mV	See <a href="#">Figure 16</a> for waveform.
Delta VOD	$\Delta$ VOD	–	–	50	mV	See <a href="#">Figure 16</a> for waveform.
Offset Voltage	VOS	1.125	1.25	1.375	V	See <a href="#">Figure 16</a> for waveform.
Delta VOS	$\Delta$ VOS	–	–	50	mV	See <a href="#">Figure 16</a> for waveform.
Rise/Fall Time	Tr, Tf	–	70	100	ps	Measured 20% to 80% using <a href="#">Figure 30</a> for termination. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	25	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V_ds	–	$\pm$ 40	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V_ov	–	16	–	%	Measured as percent of VOD. See <a href="#">Figure 20</a> for waveform.
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	16	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	3.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 8</a> .
Power Supply-Induced Phase Noise	PSPN	–	-62	–	dBc	50 mV peak-peak ripple on VDD.
		–	-76	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 8</a> .

**Table 10. Electrical Characteristics – HCSL** | Supply voltage (“order code”): 2.5 V  $\pm 10\%$  (“25”), 3.3 V  $\pm 10\%$  (“33”), 2.25 V to 3.63 V (“XX”), 1.8 V  $\pm 5\%$  (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 322.265625 MHz unless otherwise stated. See [Figure 10](#) and [Figure 11](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	38	43.5	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	52	57.5	mA	Including load termination current. See <a href="#">Figure 31</a> (a) and <a href="#">Figure 31</a> (b) for termination.
Current Consumption, Output Disabled with Termination	Idd_od_wt	–	56.5	62.5	mA	Including load termination current. See <a href="#">Figure 31</a> (a) and <a href="#">Figure 31</a> (b) for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	0.52	0.7	0.9	V	See <a href="#">Figure 14</a> for waveform.
Output Low Voltage	VOL	-0.1	0	0.1	V	See <a href="#">Figure 14</a> for waveform.
Output Differential Voltage Swing	V_Swing	1.0	1.25	1.5	V	See <a href="#">Figure 15</a> for waveform.
Rise/Fall Time	Tr, Tf	–	65	95	ps	Measured 20% to 80%. See <a href="#">Figure 15</a> for waveform.
Ring-back Voltage	Rb	210	–	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	65	–	ps	See <a href="#">Figure 18</a> for waveform.
Differential Skew, peak	V_ds	–	$\pm 70$	–	%	Measured as percent of V_Swing. See <a href="#">Figure 19</a> for waveform.
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	12	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	2.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 10</a> .
Power Supply-Induced Phase Noise	PSPN	–	-70	–	dBc	50 mV peak-peak ripple on VDD
		–	-83.5	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 10</a> .

**Table 11. Electrical Characteristics – Low-Power HCSL** | Supply voltage (“order code”): 2.5 V  $\pm 10\%$  (“25”), 3.3 V  $\pm 10\%$  (“33”), 2.25 V to 3.63 V (“XX”), 1.8 V  $\pm 5\%$  (“18”), 1.71 V to 3.63 V (“YY”). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 350 MHz unless otherwise stated. See [Figure 12](#) and [Figure 13](#) for test setups.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption, Output Enabled without Termination	Idd_oe_nt	–	40	46	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	Idd_oe_wt	–	41	47.5	mA	Including load termination current. See <a href="#">Figure 32</a> for termination.
Current Consumption, Output Disabled with Termination	Idd_od_wt	–	37	42.5	mA	Including load termination current. See <a href="#">Figure 32</a> for termination. Driver output is at logic-high voltage levels.
<b>Output Characteristics</b>						
Output High Voltage	VOH	0.8	0.9	1.15	V	See <a href="#">Figure 14</a> for waveform.
Output Low Voltage	VOL	-0.15	0	0.1	V	See <a href="#">Figure 14</a> for waveform.
Output Differential Voltage Swing	V_Swing	1.6	2	2.25	V	See <a href="#">Figure 15</a> for waveform.
Rise/Fall Time	Tr, Tf	–	255	330	ps	Measured 20% to 80%. See <a href="#">Figure 15</a> for waveform.
Differential Asymmetry, peak-peak	V_da	–	55	–	mV	See <a href="#">Figure 17</a> for waveform.
Differential Skew, peak	V_ds	–	$\pm 30$	–	ps	See <a href="#">Figure 18</a> for waveform.
Overshoot Voltage, peak	V_ov	–	1	–	%	Measured as percent of V_Swing. See <a href="#">Figure 19</a> for waveform.
<b>Power Supply Noise Immunity</b>						
Power Supply-Induced Jitter Sensitivity	PSJS	–	16.5	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz
		–	5.0	–	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in <a href="#">Figure 12</a> .
Power Supply-Induced Phase Noise	PSPN	–	-67	–	dBc	50 mV peak-peak ripple on VDD.
		–	-77.5	–	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in <a href="#">Figure 12</a> .

**Table 12. Absolute Maximum Ratings**

Operation outside the absolute maximum ratings may cause permanent damage to the part.  
Performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	–	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	–	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		–	150	°C

**Table 13. Thermal Considerations<sup>[2]</sup>**

Package	$\theta_{JA}$ (°C/W)	$\Psi_{JT}$ (°C/W)	$\theta_{JB}$ (°C/W)	$\theta_{JC,Top}$ (°C/W)
3225, 6-pin	101	4.7	23	86
2520, 6-pin	111	3.7	24	116
2016, 6-pin	134	3.4	24	147

**Notes:**

- $\theta_{JA}$ ,  $\Psi_{JT}$ ,  $\theta_{JB}$  and  $\theta_{JC}$  are provided according to JEDEC standards 51-2A, 51-7, 51-8, and 51-12.01 with a 25°C ambient and 250 mW power consumption (typical of 1 GHz  $f_{out}$ ). The conduction thermal resistances  $\theta_{JB}$  and  $\theta_{JC}$  are obtained with the assumption that all heat flows from the junction to a heat sink through either the solder pads ( $\theta_{JB}$ ) or the top of the package ( $\theta_{JC,Top}$ ). These may be used in a two-resistor compact model. The values of  $\theta_{JA}$  and  $\Psi_{JT}$  are strongly application dependent, and we report values based on the JEDEC thermal environment.  $\theta_{JA}$  is the thermal resistance to ambient on a JEDEC PCB – it is a highly conservative estimate, since the JEDEC board does not have vias to PCB planes in the vicinity of the package.  $\Psi_{JT}$  can be used to estimate the junction temperature from measurements of the temperature at the top of the package if the thermal environment is similar to the JEDEC environment.

**Table 14. Maximum Operating Junction Temperature<sup>[3]</sup>**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
85°C	100°C
105°C	120°C
125°C	145°C

**Notes:**

- Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

**Table 15. Environmental Compliance**

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	30,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Altitude	MIL-STD-202, Method 105, Condition C	70,000	ft
Soldering Temperature (follow standard Pb free soldering guidelines) <sup>[4]</sup>	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Compliant		


**Notes:**

- Please refer to [SiTime Manufacturing Notes](#).

## Pin Description

**Table 16. Pin Description**

Pin	Map	Functionality	
1	OE/NF	Output Enable (OE)	H <sup>[5]</sup> : Specified frequency output L <sup>[6]</sup> : OUT: Logic HIGH,
		No Function (NF)	Open, 120 kΩ internal pull-down resistor to GND
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions. <sup>[7]</sup>
3	GND	Power	Power Supply Ground
4	OUTP	Output	Oscillator output
5	OUTN	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage <sup>[8]</sup>



**Figure 3. Pin Assignments**

**Notes:**

5. OE pin includes a 120 kΩ internal pull-up resistor to VDD when active high, and a 120 kΩ internal pull-down resistor to GND when active low. In noisy environments, the OE pin is recommended to include an external 10 kΩ resistor (Use 10kΩ pull-up if active high OE; use 10kΩ pull-down if active low OE) when the pin is not externally driven.
6. Differential Logic high means OUTP=VOH, OUTN=VOL.
7. Can be left open. SiTime recommends grounding it for better thermal performance.
8. A capacitor of value 0.1 μF or higher between VDD and GND pins is required.





**Table 18. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin**


Order Code V_Swing (V)																																				
			C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T	U	V	W	X	Y													
			0.45V	0.49V	0.54V	0.59V	0.64V	0.69V	0.74V	0.79V	0.84V	0.89V	0.94V	0.99V	1.03V	1.08V	1.16V	1.23V	1.3V	1.38V	1.45V	1.53V	1.6V													
VHn	A	VLn + V_Swing / 2																		AV	AW	AX	AY													
	B		Supply Voltage	Available Colors																BV	BW	BX	BY													
	C		1.8V±5%	Orange	Green																1.86	1.77	1.61	1.52												
	D		1.71V to 3.63V	Green																CU	CV	CW	CX	CY												
	E		2.5V±10%	Orange	Green	Blue	Purple													1.94	1.77	1.69	1.52	1.44												
	F		3.3V±10%	Green				Blue	Red										DT	DU	DV	DW	DX	DY												
	G		2.25V to 3.63V	Green				Blue											ET	EU	EV	EW	EX	EY												
	H		Note 10	Gray																1.86	1.77	1.61	1.52	1.35	1.27											
	J																			FS	FT	FU	FW	FX	FY											
	K																			1.94	1.77	1.69	1.52	1.44	1.27	1.18										
	L																			GS	GT	GU	GV	GW	GX	GY										
	M																			1.86	1.69	1.61	1.44	1.35	1.18	1.10										
	N																			HS	HT	HU	HV	HW	HX	HY										
	P																			1.94	1.86	1.77	1.61	1.52	1.35	1.27	1.10	1.01								
	Q																			JS	JT	JU	JV	JW	JX	JY										
	R																			KS	KT	KU	KV	KW	KX	KY										
	S																			1.94	1.86	1.77	1.69	1.61	1.44	1.35	1.18	1.10	0.93							
	T																			MR	MS	MT	MU	MV	MW	MX	MY									
	U																			1.52	1.44	1.27	1.18	1.01	0.93	0.76	0.68									
	V																			NQ	NR	NS	NT	NU	NV	NW	NX	NY								
	W																			PP	PQ	PR	PS	PT	PU	PV	PW	PX	PY							
	X																			1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.10	1.01	0.85	0.76	0.59	0.51		
	Y																			QN	QP	QQ	QR	QS	QT	QU	QV	QW	QX		0.42					
	Z																			RM	RN	RP	RQ	RR	RS	RT	RU	RV	RW							
	1																			SL	SM	SN	SP	SQ	SR	SS	ST	SU	SV	SW						
	2																			TK	TL	TM	TN	TP	TQ	TR	TS	TT	TU	TV						
	3																			1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.76	0.68	0.51	0.42
4																		UJ	UK	UL	UM	UN	UP	UQ	UR	US	UT	UU								
5																		1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.68	0.59	0.42	0.34	
6																		VH	VJ	VK	VL	VM	VN	VO	VP	VQ	VR	VS	VT	VU						
7																		1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.59	0.51	0.34	0.25
8																		WG	WH	WI	WJ	WK	WL	WM	WN	WO	WP	WQ	WR	WS	WT					
9																		1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.51	0.42	0.25	
10																		XF	XG	XH	XI	XJ	XK	XL	XM	XN	XP	XQ	XR	XS						
11																		1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.42	0.34		
12																		YE	YF	YG	YH	YI	YJ	YK	YL	YM	YN	YO	YP	YQ	YR	YS				
13																		1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.34	0.25		
14																		ZD	ZE	ZF	ZG	ZH	ZI	ZJ	ZK	ZL	ZM	ZN	ZO	ZP	ZQ	ZR				
15																		1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.25			
16																		1C	1D	1E	1F	1G	1H	1I	1J	1K	1L	1M	1N	1O	1P	1Q				
17																		1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34				
18																		2C	2D	2E	2F	2G	2H	2I	2J	2K	2L	2M	2N	2O	2P					
19																		1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25				
20																		3C	3D	3E	3F	3G	3H	3I	3J	3K	3L	3M	3N							
21																		1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					

**Note:**  
10. Please [contact SiTime](#).


## Test Circuit Diagrams

A 1.5 pF capacitive load is used at each differential output. Because of the additive input capacitance of the active probe used with the oscilloscope, the output characteristics for all signal types are measured with a total of 2 pF capacitive load.

### Test Setups for LVPECL Measurements



**Figure 4. Test setup to measure LVPECL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) without filter added<sup>[11]</sup>**




**Figure 5. Test setup to measure LVPECL Output Waveform Characteristics, Current Consumption (with Termination 2)<sup>[12]</sup>, Output Enable/Disable Time, and Startup Time**

#### Notes:


11. See Figure 6 for the test setup to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
12. See Figure 7 for the test setup to measure LVPECL Current Consumption with Termination 1 or without Termination.

## Test Circuit Diagrams (continued)

### Test Setups for FlexSwing Measurements<sup>[13]</sup>



**Figure 6. Test setup to measure FlexSwing Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added<sup>[14]</sup>**




**Figure 7. Test setup to measure FlexSwing Output Waveform Characteristics, Current Consumption<sup>[15]</sup>, Output Enable/Disable Time, and Startup Time**

**Note:**


13. The same test circuits are used for FlexSwing referenced to VDD and FlexSwing referenced to GND.
14. Test setup is also used to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
15. Test setup is also used to measure LVPECL Current Consumption with Termination 1 or without Termination.

## Test Circuit Diagrams (continued)

### Test Setups for LVDS Measurements



**Figure 8. Test setup to measure LVDS Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added**




**Figure 9. Test setup to measure LVDS Output Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time**




## Test Circuit Diagrams (continued)

### Test Setups for Low-Power HCSL Measurements




**Figure 12. Test setup to measure Low-Power HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and PowerSupply-Induced Phase Noise (PSPN) with and without filter added**




**Figure 13. Test setup to measure Low-Power HCSL Output Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time**


## Waveform Diagrams



**Figure 14. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin**




**Figure 15. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair**




**Figure 16. LVDS Voltage Levels per Differential Pin**




## Waveform Diagrams (continued)




**Figure 17. Differential Asymmetry ( $V_{da}$ )**




**Figure 18. Differential Skew ( $V_{ds}$ ) is measured as the Time between the Average Voltage Level and Crossing Voltage**




**Figure 19. Overshoot Voltage ( $V_{ov}$ ) for LVPECL, FlexSwing, HCSL, Low-power HCSL**



**Figure 20. Overshoot Voltage ( $V_{ov}$ ) for LVDS Output**



**Figure 21. OE Pin Enable Timing ( $T_{oe}$ )**



**Figure 22. OE Pin Disable Timing ( $T_{od}$ )**



## Termination Diagrams


### LVPECL and FlexSwing Termination

The SiT9357 FlexSwing output drivers support low power without sacrificing signal integrity via simple terminations as shown in Figure 24 and Figure 26, compared to traditional LVPECL drivers. The FlexSwing and LVPECL outputs are


voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption ( $I_{load}$ ) into the load termination.

**Table 19. Termination Options for LVPECL and FlexSwing Signaling**


Signaling	Supply Voltage Order Codes	Termination Options					
		Figure 23	Figure 24	Figure 25	Figure 26	Figure 27	Figure 28
LVPECL referenced to Vdd	"25", "33", "XX"	OK to use $I_{load} = 40$ mA with 100 $\Omega$ near-end bias resistor	<b>Do Not Use</b>	OK to use $I_{load} = 28$ mA	OK to use	OK to use $I_{load} = 28$ mA	<b>Do Not Use</b>
FlexSwing referenced to Vdd		OK to use <sup>[16]</sup>	OK to use (See Figure 24 for frequency ranges and voltage swings)	OK to use <sup>[17]</sup>	OK to use	OK to use	<b>Do Not Use</b>
FlexSwing referenced to Gnd	"25", "33", "XX", "YY"			<b>Do Not Use</b>	OK to use	<b>Do Not Use</b>	<b>Do Not Use</b>
	"18"			<b>Do Not Use</b>	OK to use	<b>Do Not Use</b>	OK to use




**Figure 23. Recommended LVPECL and FlexSwing<sup>[16]</sup> Termination when AC-coupled**




**Figure 24. Recommended FlexSwing Termination when AC-coupled**




**Figure 25. LVPECL and FlexSwing DC-coupled Load Termination with Thevenin Equivalent Network<sup>[17]</sup>**



**Figure 26. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination**




**Figure 27. LVPECL and FlexSwing with Y-Bias Termination**




**Figure 28. FlexSwing Termination – Only for use with Supply Voltage Order Code “18”**

**LVDS, Supply Voltage: 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V**





**Figure 29. LVDS AC Termination**




**Figure 30. LVDS DC Termination at the Load**

**HCSL, Supply Voltage: 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V**



**Figure 31. (a) HCSL Source Termination and (b) HCSL Load Termination**

**Low-power HCSL, Supply Voltage: 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V**




**Figure 32. Low-power HCSL Termination**

**Notes:**

16. [Contact SiTime](#) for optimum  $R_B$  values for FlexSwing options.
17. [Contact SiTime](#) for optimum  $R_1$  and  $R_2$  values for FlexSwing options.


## Dimensions and Patterns — 2.0 x 1.6 mm x mm




## Notes:

18. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
19. A capacitor of value 0.1  $\mu$ F or higher between VDD and GND is required. An additional 10  $\mu$ F capacitor between VDD and GND is required for the best phase jitter performance.

## Dimensions and Patterns — 2.5 x 2.0 mm x mm



## Dimensions and Patterns — 3.2 x 2.5 mm x mm

Package Size – Dimensions (Unit: mm)<sup>[18]</sup>


	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	0.800	0.850	0.900
STAND OFF	A1	0.000	0.035	0.050
BODY SIZE	X	D	3.200 BSC	
	Y	E	2.500 BSC	
LEAD WIDTH	b	0.550	0.600	0.650
LEAD LENGTH	L	0.650	0.700	0.750
	L1	0.800 REF		
LEAD PITCH	e	1.100 BSC		
PACKAGE TOLERANCE	aaa	0.100		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
DIMPLE WIDTH	T	0.150 REF		
DIMPLE LENGTH	P	0.150 REF		
DIMPLE DEPTH	A2	0.100 REF		

## NOTE

1. ALL DIMENSION IN MM



PKG INFO		DRAWING NO.	
6L PQFD 3.200x2.500x0.850 mm		POD-076-PQFD-006-C03225	
DATE	11-AUG-2024	REV	SHEET
		B02	01

Recommended Land Pattern (Unit: mm)<sup>[19]</sup>

Note : All units in mm.

	PKG INFO		SPL DRAWING NO.	
	6L PQFD 3.200x2.500 mm		SPL-076-PQFD-006-C03225	
	DATE		REV	SHEET
	2020/04/20		A01	01

## Additional Information

Table 20. Additional Information

Document	Description	Download Link
<b>ECCN #: EAR99</b>	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
<b>HTS Classification Code: 8542.39.0000</b>	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
<b>Manufacturing Notes</b>	Tape & Reel dimension, reflow profile and other manufacturing related info	<a href="https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products">https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products</a>
<b>Termination Techniques</b>	Termination design recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Layout Techniques</b>	Layout recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
<b>Evaluation Boards</b>	SiT6760EB	<a href="https://www.sitime.com/support/resource-library/user-manuals/sit6760eb-evaluation-board-user-manual">https://www.sitime.com/support/resource-library/user-manuals/sit6760eb-evaluation-board-user-manual</a>

## Revision History

Table 21. Revision History

Revision	Release Date	Change Summary
1.0	27-Aug-2024	Datasheet for production release

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2024. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE THIS PRODUCT FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCLEAR FACILITIES, OR IN OTHER APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.