Description

The SiT92216 is a 4 differential output and 1 LVCMOS output ultra low-jitter clock, fan-out buffer, intended to be used in low jitter, high frequency clock/data distribution. The low impedance LVCMOS outputs are designed to drive 50 Ω series or parallel terminated transmission lines.

The buffer can choose a clock input from primary, secondary or crystal source. The primary and secondary clock sources can be single ended or fully differential. The selected clock is distributed to 4 Differential and 1 LVCMOS output drivers.

The SiT92216 operates from a 3.3 V/2.5 V core supply and 3.3 V/2.5 V output supply. HCSL and LVCMOS output driver can be operated at 1.8 V.The core supply and output supply are independent of each other and no supply sequencing is required.

Applications

- Carrier Ethernet
- 5G Wireless Basestations, 5G Small Cells

Features

- Additive jitter performance of 50 fs RMS
- Typical output skew between clock outputs is 30 ps

SiTime

- Support PCI-e Gen1 to Gen5
- Level translation with core supply voltage of 3.3 V/2.5 V and 3.3 V/2.5 V output supply for differential output drivers
- 1.8 V output supply support for LVCMOS and HCSL driver
- The device inputs consist of primary, secondary and crystal inputs
- The inputs are selected by programming input select pins of SiT92216. The input clock receiver in SiT92216 can accept LVPECL, LVDS, LVCMOS, SSTL, HCSL and OSC waveforms.
- Input frequencies are supported from DC to 2100 MHz are supported on primary and secondary inputs
- Crystal input can be over driven with frequency up to 250 MHz in crystal bypass mode
- SiT92216 buffer is available in a 32 pin, 5 mm x 5 mm QFN package




Figure 1. SiT92216 Block Diagram




Table of Contents

Description	
Applications	1
Features	1
Ordering Information	3
Electrical Characteristics	
Functional Description	
Functional Block Diagram	
VCC and VCCO Power Supplies	
Clock Inputs	
Clock States (Input vs Output States)	16
Output Driver Type	
Application Information	
Current consumption and Power Dissipation Calculations	
Driving the Clock Inputs	
Driving Clock Inputs with LVCMOS Driver (AC coupled)	
Driving Clock Inputs with LVCMOS Driver (DC coupled)	20
Driving OSC_IN with LVCMOS Driver (AC coupled)	
Driving OSC_IN with LVCMOS Driver (DC coupled)	24
LVDS (DC coupled)	
HCSL (DC coupled)	
LVPECL (DC coupled)	
SSTL (DC coupled)	
LVDS (AC coupled)	
LVPECL (AC coupled)	28
Termination of Output Driver of SiT92216 for Various Load Configurations	28
SiT92216 REFour Termination for AC Coupled mode	28
SiT92216 REF _{OUT} Termination for DC Coupled mode	
CMOS (Capacitive load) Termination of Output Drivers (DC coupled)	
LVDS DC Coupled Output Termination	
HCSL DC Coupled Output Termination	
LVPECL DC Coupled Output Termination	
Termination of Output Drivers (AC coupled)	
LVDS AC Coupled Output Termination	34
LVPECL AC Coupled Output Termination	
Termination of Output Drivers in LVPECL Mode, Single Ended, DC coupled	
Termination of Output Drivers in LVPECL Mode, Single Ended, AC coupled	
Termination of Output Drivers in AC coupled HCSL mode	
Hot Swap Recommendations	38
Introduction	
Input Clock Termination with Hot Swap Protection	39
LVPECL Termination Example	39
LVDS Input Clock Termination Example	
HCSL Input Clock Termination Example	
LVCMOS Input Clock Termination with Hot Swap Protection	
LVCMOS Output Clock Termination with Hot Swap Protection	
Parameter Measurement Information	
Differential Input Level	
Differential Output Level	
Skew and Input to Output Delay	
Rise and Fall Times	
Isolation Operation in Multiple VCCO Supply Domains	
Package Dimensions and patterns Top Marking	
Revision History	
	+0



Ordering Information





Electrical Characteristics

Table 1. Absolute Maximum Ratings

Parameters	Symbol	Min	Тур	Max	Units
Core supply voltage, Analog Input	Vcc	-0.3		3.6	V
Output bank supply voltage	V _{cco}	-0.3		3.6	V
Input voltage, All Inputs, except OSC _{IN}	V _{IN}	-0.3		3.6	V
OSCIN	VIN	-0.3		1.5	V
Storage temperature	TS	-55		150	°C
Moisture Sensitivity Level	MSL		3		

Notes:

1. Exceeding maximum ratings may shorten the useful life of the device.

2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or at any other conditions beyond those indicated under the DC Electrical Characteristics is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability or cause permanent device damage.

Table 2. Recommended Operating Conditions

Parameters	Symbol	Min	Тур	Мах	Units
Core supply voltage	Vcc	3.135	3.3	3.45	V
	V _{cc}	2.375	2.5	2.625	V
	V _{CCOA/B}	3.135	3.3	3.45	V
Output supply voltage	V _{CCOA/B}	2.375	2.5	2.625	V
	V _{CCOA/B} (Only for HCSL)	1.71	1.8	1.89	V
	Vccoc	3.135	3.3	3.45	V
Output supply voltage for LVCMOS driver	Vccoc	2.375	2.5	2.625	V
	Vccoc	1.71	1.8	1.89	V
Ambient Temperature	T _A	-40		85	°C
Junction Temperature	TJ			125	°C



Table 3. Electrical Characteristics

Unless otherwise specified: V_{CC} = 3.3 V ± 5%, 2.5 V ± 5%, V_{CCO} = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤ T_A ≤ 85 °C, CLKin0/1 driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at V_{CC} = 3.3 V, V_{CCO} = 3.3 V, T_A = 25 °C.

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Core Supply Current, All	CLKIN0/1 selected	ICC_CORE		16.5	19.8	mA
Outputs Disabled	XO selected	I _{CORE_XO} ⁽³⁾		11.4	14	IIIA
Frequency dependent current both bank on core supply. This current scales with frequency	For F _{in} = 2100 MHz	Icc_dyn ⁽¹⁾⁽³⁾		25	33	mA
Increment in core supply when all ODR banks are enabled		ICC_ODR_EN			2	mA
Additive Output Supply Current, LVPECL Banks Enabled		ICCO_PECL		82	97.2	mA
Additive Output Supply Current, LVDS Banks Enabled		ICCO_LVDS		40	49	mA
Additive Output Supply Current, HCSL Banks Enabled		ICCO_HCSL		59	70.8	mA
Additive Output Supply	$F_{\text{IN}} = 200 \text{ MHz}, C_{\text{LOAD}} = 5 \text{ pF},$ $V_{\text{CCO}} = 3.3 \text{ V}$			6	7.2	mA
Current,LVCMOS outputs Enabled	$F_{\text{IN}} = 200 \text{ MHz}, C_{\text{LOAD}} = 5 \text{ pF},$ $V_{\text{CCO}} = 2.5 \text{ V}$	Іссо_смоя		4.5	5.5	ША

Notes:

1. Total current from core supply at frequency Fin = I_{CORE, STATIC} + N*(0.5*I_{CC_ODR_EN}) + N*(0.5*Fin/2100M)* I_{CORE, DYN} Detailed methodology of calculating the power dissipated in each ODR mode is given in the section "Current consumption and Power Dissipation Calculations." N is the number of output banks enabled.

2. Refer to Application Information Section for more information on current consumption and power dissipation calculations.

3. Specification is ensured by characterization and is not tested in production.

Table 4. Power Supply Ripple Rejection (PSRR)

Parameter	Conditions	Symbol	Min	Тур	Max	Units
Ripple-Induced Phase Spur Level Differential LVPECL Output	F _{IN} = 156.25 MHz, V _{CCO} = 2.5 V, 100 KHz offset, 100m Vpp	PSRRLVPECL		-67		
Ripple-Induced Phase Spur Level Differential LVDS Output		PSRRLVDS		-70		dBc
Ripple-Induced Phase Spur Level Differential HCSL Output		PSRR _{HCSL}		-67.7		

Notes:

Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [(2 * 10(PSRR / 20)) / (π * f_{CLK})] * 1E¹²

2. Specification is ensured by characterization and is not tested in production.

Table 5. Input Control Pin Characteristic

Parameter	Conditions	Symbols	Min	Тур	Max	Units
Input Low Current		lι∟	-20	0.1		μA
Input high voltage – Logic inputs		VIH	0.7*Vcc		Vcc	V
Input low voltage – Logic inputs		VIL	GND		0.3*V _{CC}	V
Internal Pull-down resistance		Rpulldown		200		ΚΩ



Table 6. CMOS Control Inputs (CLKIN_SELN, CLKOUT_TYPEN, REFOUT_EN)

Parameter	Conditions	Symbol	Min	Тур	Max	Units
Low Level Input Voltage		VIL	GND		0.3*V _{CC}	V
High Level Input Voltage		V _{IH}	0.7*V _{CC}		V _{CC}	v
High Level Input Current	$V_{IH} = V_{CC} = 3.3 V$	Ін		30	50	uA
Low Level Input Current		lı.	-20	0.1		uA

Table 7. CLOCK INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*)

Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40 \text{ °C} \le \text{TA} \le 85 \text{ °C}$, CLKin0/1 driven differentially, input slew rate $\ge 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T_A = 25 °C.

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Input frequency range ⁽⁴⁾		FCLKin	DC		2100	MHz
Differential input high voltage		VIHD			Vcc	V
Differential input low voltage	CLKin driven differentially	V _{ILD}	GND			V
Peak differential input voltage swing ⁽²⁾		VID	0.15		1.3	V
	Input differential swing of 150 mV		0.25		Vcc-1.2	V
Differential Input Common Mode Voltage	Input differential swing of 350 mV	V _{CMD}	0.25		V _{cc} -1.1	V
	Input differential swing of 800 mV		0.25		V _{cc} -0.9	V
Single-Ended Input High Voltage	Inverting differential input held at Vcc/2, Vcc = 3.3 V		2		Vcc	V
	Inverting differential input held at $V_{CC}/2$, $V_{CC} = 2.5 V$	Vih	1.6		V _{cc}	v
Single-Ended Input Low	Inverting differential input held at V _{CC} /2, V _{CC} = 3.3 V		GND		1.3	
Voltage	Inverting differential input held at $V_{CC}/2$, $V_{CC} = 2.5 V$	V _{IL}	GND		0.9	V
Single ended input voltage swing ⁽³⁾		VI_SE	0.3		2	Vpp
Single-Ended Input Common Mode Voltage		V _{СМ}	0.25		Vcc-1.2	V
	Fin = 100 MHz, Foffset > 50 KHz			-84		
Mux Isolation, CLKin0 to CLKin1	Fin = 200 MHz, Foffset > 50 KHz			-82		-10
	Fin = 500 MHz, Foffset > 50 KHz	ISO _{MUX} ⁽¹⁾		-71		dBc
	Fin = 1000 MHz, Foffset > 50 KHz			-65		



Table 8. Crystal Interface (OSCIN, OSCOUT)

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Equivalent series resistance		ESR		35	60	Ω
Load capacitance		CL	6	8	10	pF
Shunt Capacitance		Со		2	3	pF
Power dissipated in the crystal		Drive level		100	200	uW
Mode of oscillation				Fundamental		
Crystal frequency range		Fosc ⁽¹⁾	8		50	MHz
External clock frequency range	XO over drive or Bypass mode	Fclk			250	MHz
Maximum swing level on OSCin/OSCout pins	XO over drive or Bypass mode	Vmax			1.5	V
Additive jitter ⁽³⁾	RMS, integration BW 12 KHz to 5 MHz, F _{crystal} = 25 MHz. Crystal input select Measured at V _{CC} = V _{CCO} = 2.5 V	t _{jit} (1)		155		fs(rms)
External clock frequency range	XO over drive or Bypass mode	Fclk			250	MHz

Notes:

1. Specification is ensured by characterization and is not tested in production.

2. Refer to Parameter Measurement Information for definition of VID and VOD voltages.

3. For clock input frequency ≥ 100 MHz, CLKinX can be driven with single-ended (LVCMOS) input swing up to 3.3 Vpp. For clock input frequency < 100 MHz, the single-ended input swing should be limited to 2 Vpp max to prevent input saturation (refer to Driving the Clock Inputs for interfacing 2.5 V/3.3 V LVCMOS clock input < 100 MHz to CLKinX).

4. If the input clock is initially absent when the chip is just powered up, it will take atleast 2 falling edge of clock cycles for the output to appear. Therefore, the buffer level translates DC only after it sees two consecutive falling edge of input clock



Table 9. LVPECL OUTPUTS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)

Unless otherwise specified: Vcc = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, Vcco = $3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40 \text{ °C} \leq TA \leq 85 \text{ °C}$, CLKin0/1 driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T_A = 25 °C. Termination is 50Ω to V_{cco} -2V

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Maximum Output Frequency Full VOD Swing	Maximum output frequency, full VOD swing ≥ 600 mV 50 Ω termination biased with V _{CCO} -2V	FCLKOUT FS	1000	1200		MHz
Maximum Output Frequency Reduced VOD Swing	Maximum output frequency, full VOD swing ≥ 400 mV 50 Ω termination biased with V _{CC0} -2V		1500	2100		MHz
Additive RMS Jitter, Integration Bandwidth 12 kHz to 20 MHz	Integration bandwidth from 12 KHz to 20 MHz, FIN = 156.25 MHz, SR > 3 V/ns 50 Ω termination biased with V _{CCO} -2V, FIN = 156.25 MHz, SR > 3 V/ns	JitterADD		55	88	fs(rms)
Noise Floor fOFFSET ≥ 10 MHz	50 Ω termination biased with V_{CCO} -2V, FIN = 156.25 MHz, SR > 3 V/ns	Noisefloor		-159		dBc/Hz
Duty Cycle	50 Ω termination biased with V_{CCO} -2V	ODC	45		55	%
Output High Voltage	50 Ω termination biased with V_{CCO} -2V	Vон	V _{CCO} – 1.165		V _{cco} – 0.75	V
Output Low Voltage	50 Ω termination biased with V_{CCO} -2V	Vol	V _{cco} – 2.0		V _{CCO} – 1.45	V
Output Voltage Swing	50 Ω termination biased with V_{CCO} -2V	Vod	0.5		0.86	V
Output Rise Time 20% to 80%	50 Ω termination biased with V_{CCO} -2V	t _R		210	350	ps
Output Fall Time 80% to 20%	50 Ω termination biased with V_{CCO} -2V	t⊧		210	350	ps



Table 10. LVDS Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Maximum Output Frequency Full VOD Swing	$R_L = 100 \Omega$, differential	F _{CLKOUT_FS}	1000	1600	-	MHz
Maximum Output Frequency Reduced VOD Swing	$R_L = 100 \Omega$, differential	T CLKOUT_FS	1500	2100		MHz
Additive RMS Jitter, Integration Bandwidth 12 kHz to 20 MHz	Integration bandwidth from 12 KHz to 20 MHz, Fin = 156.25 MHz, SR > 3 V/ns RL = 100 Ω , differential	Jitteradd		60	82	fs(rms)
Noise Floor f _{offset} ≥ 10 MHz	Fin = 156.25 MHz, SR > 3 V/ns RL = 100 Ω, differential	Noise _{FLOOR}		-159		dBc
Duty Cycle	RL = 100 Ω, differential	ODC	45		55	%
Output Voltage Swing			247		454	mV
Change in Magnitude of VOD for Complementary Output States	RL = 100 Ω, differential	ΔV_{PP}			50	mV
Output Offset Voltage	LVDS common mode	Vos	1.125	1.25	1.375	V
Change in Magnitude of VOS for Complementary Output States		Δ V _{os}			50	mV
Output Short Circuit Current Single Ended					9.6	mA
Output Short Circuit Current Differential					9.6	mA
Output Rise Time 20% to 80%	RL = 100 Ω, differential, CL < 5 pF	t _R		210	350	ps
Output Fall Time 80% to 20%	Uniform transmission line up to 10 inches with characteristic impedance of 50 Ω	t⊧		210	350	ps



Table 11. LVCMOS Output (REF_{OUT})

Parameter	Con	ditions	Symbol	Min	Тур	Max	Units
Output Frequency Range			fclkout	0		250	MHz
Additive RMS Jitter	Vccoc =	3.3 V ± 5%	Jitter _{ADD}		22	45	fo(rmo)
Integration Bandwidth 12KHz to 20 MHz	V _{CCOC} =	2.5 V ± 5%	JILIEFADD		24	43	fs(rms)
Noise Floor f _{oFFSET} ≥ 10 MHz	Vccoc =	3.3 V ± 5%	NoiseFLOOR		-159		dBc
NOISE FIOD TOFFSET 2 TO MINZ	V _{CCOC} =	2.5 V ± 5%	NUISEFLOOR		-157		UBC
Duty Cycle	Fin<=	200Mhz	ODC	45		55	%
Duty Cycle	Fin>2	200Mhz				60	%
Output High Voltage	$V_{CCOC} = 3.3 \text{ V} \pm 5\%, 1 \text{ mA pull}$ down current $V_{CCOC} = 2.5 \text{ V} \pm 5\%, 1 \text{ mA pull}$ down current		V _{он}	V _{CCOC} -0.1 V			V
Output Low Voltage	down V _{CCOC} = 2.5 V	± 5%, 1 mA pull current ± 5%, 1 mA pull current	Vol			0.1	V
Output Illink Output (Output)	Vo=Vcco/2	V _{CCO} = 3.3 V			79		
Output High Current(Source)	Vo=Vcco/2	$V_{CCO} = 2.5 V$			51		mA
Output Low Current(Sink)	Vo=Vcco/2	$V_{\rm CCO} = 3.3 V$			70 46	-	
Output Rise Time20% to 80%		$V_{\text{CCO}} = 2.5 \text{ V}$ $C_{\text{LOAD}} = 5 \text{ pF}, \text{ R}_{\text{LOAD}} = 50 \Omega \text{ AC}$ coupled			250	450	ps
Output Fall Time 80% to 20%	$C_{\text{LOAD}} = 5 \text{ pF}, \text{ R}_{\text{LOAD}} = 50 \Omega \text{ AC}$ coupled		t⊧		250	450	ps
Output Enable Time			t _{EN} ⁽¹⁾			4	cycles
Output Disable Time			t _{DIS} ⁽¹⁾			4	cycles

Table 12. Propagation Delay and Output Skew

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Propagation Delay CLKin-to- LVPECL	50 Ω termination biased with V_{CCO} -2V	tpd	723	818	931	ps
Propagation Delay CLKin-to- LVDS		tpd	726	826	944	ps
Propagation Delay CLKin-to- HCSL		tpd	705	820	897	ps
Propagation Delay CLKin-to-	$V_{CCO} = 3.3 \text{ V}$, PCB trace of 5 inch, 5 pF capacitor	td ⁽¹⁾		1.4	2.5	ns
LVCMOS	V _{CCO} = 2.5 V, PCB trace of 5 inch, 5 pF capacitor	ta(")		1.5	2.7	ns
Output Skew LVPECL/LVDS/HCSL	V _{CCO} = 3.3 V, 2.5 V	Tsk(o) ¹			31	ps
Part-to-Part Output Skew LVPECL/LVDS/HCSL		Tsk(p-p) ¹			50	ps

Notes:

1. Specification is ensured by characterization and is not tested in production.



Table 13. HCSL Outputs (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*)

Parameters	Conditions	Symbol	Min	Тур	Мах	Units
Output Frequency Range	R_L = 50 Ω to GND	Fclkout_fs	DC		700	MHz
Additive RMS Jitter Integration Bandwidth 12kHz to 20 MHz	Integration bandwidth from 12 KHz to 20 MHz, F _{IN} = 156.25 MHz, SR > 3 V/ns R _I = 50 Q to GND	Jitter _{ADD}		55	86	fs(rms)
Noise Floor f _{offset} ≥ 10 MHz		Noisefloor		-159		dBc
Duty Cycle		ODC	45		55	%
Output High Voltage		V _{OH}	600	840	1150	mV
Output Low Voltage		Vol	-150	28	150	mV
Absolute Crossing Voltage	R_{L} = 50 Ω to GND, C_{L} < 5 pF	Vcross	250		550	mV
Total Variation of V _{CROSS}		V _{CROSSDELTA}			140	mV
Output Rise Time20% to 80%	F_{IN} = 156.25 MHz, Uniform transmission line up to 10	t _R		210	500	ps
Output Fall Time 80% to 20%	inches with characteristic impedance of 50 Ω R _L = 50 Ω to GND, C _L < 5 pF	tF		210	500	ps

Table 14. ESD Ratings

Parameter	Conditions	Symbol	Value	Units
Electrostatia Discharza	Human Body Model		±2000	V
Electrostatic Discharge	Charged Device Model		±1500	v

Table 15. Thermal Characteristics

Parameter	Symbol	Min	Тур	Max	Units
Junction to ambient thermal resistance	θ_{JA}		37.4		°C/W
Junction to board	θ_{JB}		16.62		°C/W
Junction to case	θ_{JC}		23.7		°C/W
Junction to top characterization parameter	ψ_{JT}		0.75		°C/W



Table 16. Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architecture

Parameters	Conditions	Symbol	Min	Тур	Max	Units
	PCIe Gen 1 ^[1-6]	$tj_{phPCleG1-CC}$		2	5	ps (p-p)
	PCIe Gen 2 ^[1-6]	tj _{phPCleG2} -CC		0.08	0.15	ps(rms)
Additive Phase Jitter	PCIe Gen 3 ^[1-6]	tj _{phPCle} G3-CC		0.03	0.07	ps(rms)
	PCIe Gen4 ^[1-6]	tjphPCleG4-CC		0.03	0.07	ps(rms)
	PCIe Gen5 ^[1-6]	tjphPCleG5-CC		0.01	0.02	ps(rms)

Notes:


- 1. Applies to all the differential outputs, gauranteed by design and characterization.
- 2. Applies to all the Outputs when driven by a low phase noise source SMA100B.

3. Additive RMS Jitter Measurements were made using DSA90804A for minimum waveform length of ≥ 100k cycles with a minimum sampling rate of ≥ 40GSa/s with the waveform covering 90% of the DSO screen. All the post processing the DSO is disabled to decrease the additional jitter impact from oscilloscope. Broadband oscilloscope noise is also minimized in the measurement.

4. Additive jitter for RMS values is calculated by solving the equation for b [b=sqrt(c^2-a^2) where 'a' the rms input jitter and "c" is the rms total jitter.

5. Input to SiT92216 is fed using low phase noise source SMA100B, SiT92216 is configured as 100MHz HCSL Output Driver [VCCOx = 3.3V] and fed to the channels of DSA90804A using the exact measurement set up [Refer Note 6]

6. 6.SiT92216 PCI Express Additive RMS Jitter Measurement Set up configuration






Figure 2. SiT92216 Top View

Table 17. Detailed Pin Description

Pin Name	I/O Type	Pin No	Function
DAP	GND	DAP	Die Attach Pad. Connect to the PCB ground plane for heat dissipation
GND	GND	1,8,17, 24	Ground
Vccoa	Power	2, 5	Power supply for Bank A Output buffers. V _{CCOA} operates from 3.3 V or 2.5 V. 1.8 V is supported for HCSL driver. The V _{CCOA} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{CCO} pin. ⁽²⁾
CLK _{OUT} A0,	Output	3	Differential clock output A0. Output type set by CLK _{OUT} TYPE pins
CLK _{OUT} A0*	Output	4	Differential clock bulput Ab. Output type set by GEROUT_TTPE pins
CLK _{OUT} A1	Output	6,	Differential clock output A1. Output type set by CLK _{OUT} TYPE pins.
CLK _{OUT} A1*	Output	7	Differential clock output AT. Output type set by CEROUT_TTPE pins.
CLK _{OUT} TYPE0	Power	9	Bank A and Bank B output buffer type selection pins ⁽³⁾
CLK _{OUT} TYPE1	Fower	32	
Vcc	Input	10, 28	Power supply for Core and Input Buffer blocks. The V _{CC} supply operates from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{CC} pin.
OSCIN	Input	11	Input for crystal can also be driven by a XO, TCXO, or other external single-ended clock.





Pin Name	I/O Type	Pin No	Function
OSCOUT	Output	12	Output for crystal. Leave OSC _{OUT} floating if OSC _{IN} is driven by a single ended. clock.
CLK _{IN} SEL0	loput	13	Clock input selection pins ⁽³⁾
CLKINSEL1	Input	16	
CLK _{IN} 0	lanut	14	Universal clock insut 0 (differential/single and of)
CLK _{IN} 0*	Input	15	Universal clock input 0 (differential/single-ended)
CLKoutB1*	Quitaut	18	Differential cleak output B1. Output type act by CL/ TV/DE pipe
CLK _{OUT} B1	Output	19	 Differential clock output B1. Output type set by CLK_{OUT}_TYPE pins.
Vссов	Power	20, 23	Power supply for Bank B Output buffers. VCCOB operates from 3.3 V or 2.5 V. 1.8 V is supported for HCSL driver. The VCCOB pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{CCO} pin. Refer Table 1
CLK _{OUT} B0*	Output	21	Differential clock output B0. Output type set by CLK _{OUT} _TYPE pins.
CLK _{OUT} B0	Output	22	
NC		25	Not Connected
CLK _{IN} 1*	la su st	26	
CLK _{IN} 1	Input	27	Universal clock input 1 (differential/single-ended)
REFOUT	Output	29	LVCMOS reference output. Enable output by pulling REFourEN pin high.
Vccoc	Power	30	Power supply for REF _{OUT} buffer. V _{CCCC} operates from 3.3 V or 2.5 V or 1.8 V Bypass with a 0.1 uF low-ESR capacitor placed very close to each V _{CCO} pin. ⁽²⁾
REFOUTEN	Input	31	REF _{OUT} enable input. Enable signal is internally synchronized to selected clock input ⁽³⁾



Functional Description Functional Block Diagram

The SiT92216 is a 4 differential output, 1 LVCMOS clock fan out buffer with low additive jitter that can operate up to 2.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 4 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 32 pin WQFN package.

Vcc and Vcco Power Supplies

The SiT92216 has separate 3.3/2.5 core (V_{CC}) and 3 independent 3.3 V/2.5 V output power supplies (V_{CCOA}, V_{CCOB}).HCSL can support 1.8 V output power supplies (V_{CCOA}, V_{CCOB}). V_{CCOC} supply can operate on 3.3 V/2.5 V/1.8 V rail. Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for LVPECL (V_{OH}, V_{OL}) and LVCMOS (V_{OH}) are referenced to its respective V_{CCO} supply, while the output levels for LVDS and HCSL are relatively constant over the specified V_{CCO} range




Figure 3. Functional Block Diagram

Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLK_{IN}1/CLK_{IN}1*, or OSC_{IN}. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in Table 18. When CLK_{IN}0 or CLK_{IN}1 are selected, the oscillator is power down. The user can float OSCin and OSCout pins, since these pins are internally pulled down. OSCin is pulled down with a 56 K Ω resistance.

Table 18. Input Clock Selection

CLKin_SEL[1]	CLKin_SEL[0]	Selected Clock				
0	0	CLKIN0, CLKIN0*				
0	1	CLK _{IN} 1, CLK _{IN} 1*				
1	0	Crystal Or Crystal bypass AC coupled mode				
1	1	Crystal bypass DC coupled mode				



Clock States (Input vs Output States)

Table 19. Input versus Output Stages

State of Selected Clock input	Output State
Inputs are floating	Logic low
Inputs are logic low	logic low
Inputs are logic high	logic high

Output Driver Type

The differential output buffer type for Bank A and Bank B outputs can be configured using the CLK_{OUT}_TYPE[1:0] inputs, respectively, as shown Table 20. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, it is recommended to disable (Hi-Z) the bank to reduce power.

Table 20. Programming of Output Driver Type

CLKOUT_TYPE1	CLKOUT_TYPE0	CLK Buffer Type
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	HIZ

Reference Output

The reference output (REF_{OUT}) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the V_{CCOC} voltage. REF_{OUT} can be enabled or disabled using the enable input pin, REF_{OUT_EN}, as shown in Table 21. The reference output clock is internally synchronized to the selected clock. This avoids any glitches or runt pulses while enabling or disabling the reference clock. Pulling REF_{OUT}_EN to LOW, forces the outputs to the high-impedance state within 4 falling edges of the input signal. The outputs remain in the high-impedance state as long as REF_{OUT}_EN is LOW. When REF_{OUT}_EN goes from HIGH to LOW, the output clock is disabled within 4 falling edges of the input clock signal. The output is disabled at the falling edge of the input clock. This allows to disable the output clock in a glitch free manner.

When $REF_{OUT}EN$ goes from low to high, the output clock is enabled within a time delay td, where td is given by the following equation.

$$t_{d,refout_en} = 0.5n + 3 * T_{in}.$$

Tin is the time period of the input clock.

When REF_{OUT} EN is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REF_{OUT} EN is configured with a 1K Ω load to ground, then the output will be pulled to low when disabled.

Table 21. Reference Output Enable

REF _{OUT} EN	Output State
0	Disabled (HiZ)
1	Enabled





Figure 4. REFOUT_EN: output disable









Application Information

Current consumption and Power Dissipation Calculations

The current consumption specified in the Electrical Characteristics can be used to calculate the total power dissipation and the IC power dissipation for any output driver configuration. The total current drawn from the V_{CC} is given by the equation below.

$$I_{CC} = I_{CORE,STATIC} + N * (0.5 * I_{ODR_{ENABLE}}) + N * \left(0.5 * \frac{f_{in}}{2.1G}\right)$$
$$* I_{CORE,DYN}$$

- *I_{CC}*, is the total core current drawn from V_{CC}.
- *I*_{CORE,STATIC}, is the current taken from V_{CC}, if not clocks are toggling and both the output driver banks are in HIZ state.
- *I*_{ODR_ENABLE} is the increment current taken from V_{CC} if all ODR banks are enabled.
- *I_{CORE,DYN}*, is the switching current taken from V_{cc} when the selected input clock is toggling at a frequency of *f_{in}*(Hz).
- N is the numebr of output banks enabled.

Current consumed by the output supplies in each mode are listed below. The current in output bank A/B in LVPECL mode is given below.

$$I_{CCOA} = I_{CCOB} = I_{CC_LVPECL}$$

The current in output bank A/B in LVDS mode is given below.

$$I_{CCOA} = I_{CCOB} = I_{CC_LVDS}$$

The current in output bank A/B in HCSL mode is given below.

$$I_{CCOA} = I_{CCOB} = I_{CC_HCSL}$$

The current in output bank C is given below.

$$I_{CCOC} = I_{CC_LVCMOS}$$

The equation for the total power dissipation is given below. $P_{TOTAL} = V_{CC} * I_{VCC} + V_{CCOA} * I_{CCOA} + V_{CCOB} * I_{CCOB} + V_{CCOC} * I_{CCOC}$ * I_{CCOC}

If the output driver configuration is LVPECL or LVDS, then the power dissipated in any termination resistors and termination voltages need to be accounted to calculate the power dissipation in the device.

The power dissipated in the termination resistor in LVPECL mode is given below.

$$P_{RT_PECL} = \frac{\left(V_{OH_PECL} - V_{TT}\right)^2}{R_T} + \frac{\left(V_{OL_PECL} - V_{TT}\right)^2}{R_T}$$

The power dissipated in the termination voltage for LVPECL mode is given below

$$P_{VTT_PECL} = V_{TT} * \left(\frac{\left(V_{OH_PECL} - V_{TT} \right)}{R_T} + \frac{\left(V_{OL_PECL} - V_{TT} \right)}{R_T} \right)$$

The power dissipated in the ground referenced termination resistor for HCSL is given below.

$$P_{RT_HCSL} = \frac{V_{OH_HCSL}^2}{R_T}$$

The power dissipated in the device is given below.

 $P_{DEVICE} = P_{TOTAL} - N_1 * \left(P_{RT_{PECL}} + P_{VTT_{PECL}} \right) - N_2 * P_{RT_HCSL}$

where

- N1 is the number of LVPECL output pairs with termination resistors to V_{TT} (usually Vcco-2V).
- N2 is number of HCSL output pairs with termination resistors to GND.

Example: Worst case power dissipation

BANK A and B output drivers are configured in LVPECL mode. The input frequency is 2100 MHz. $V_{CC} = 3.465$, $V_{CCOA} = V_{CCOB} = V_{CCOC} = 3.465$, REF_{OUT} is enabled. Assume 5 pF load for REF_{OUT}.

Table 22. Worst case power dissipation

Parameter	Value	Unit
V _{cc}	3.465	V
V _{CCOA}	3.465	V
V _{ccob}	3.465	V
V _{ccoc}	3.465	V
Icc	49	mA
I _{CCOA}	84	mA
I _{CCOB}	84	mA
I _{ccoc}	10	mA
P _{TOTAL}	569	mW
V _{OH_PECL}	2.5	V
V _{OL_PECL}	1.8	V
V _{TT}	1.465	V
P _{RT_PECL}	23.6	mW
P _{VTT_PECL}	40	mW
P _{DEVICE}	532	mW



Driving the Clock Inputs

The SiT92216 has two universal clock inputs (CLKIN0/CLKIN0* and CLKIN1/CLKIN1*). SiT92216 can accept 3.3 V/2.5 V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet input common mode, slew rate and swing requirements specified in the Electrical Characteristics. The SiT92216 supports a wide common mode voltage range and input signal swing To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. It is recommended to drive the input signal differentially for better slew rate and jitter. The user can also drive a single ended clock. If the user is driving the single ended clock signal on say CLKINO, then CLKINO* pin need to be

Driving Clock Inputs with LVCMOS Driver (AC coupled)


connected to a 0.1 uF capacitor on the PCB.

Figure 6 shows how a differential input can be wired to accept LVCMOS single ended levels in AC coupled mode. The bypass capacitor (C1) is used to help filter noise on the DC bias on the inverting pin of the clock input. This bypass

should be located as close to the input pin as possible. Two resistors R_{T1} and R_{T2} set the common mode voltage at the output of the LVCMOS driver to $V_{CC}/2$. This prevents average DC leakage current from the LVCMOS driver and avoids unnecessary power dissipation.

For example, if the input clock is driven from a single-ended 2.5 V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25 V, the R_{T1} and R_{T2} values should be adjusted to set the V1 at 1.25 V. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in the following way. First, R_{T1} and R_{T2} in parallel should equal the transmission line impedance. For most 50 Ω applications, R_{T1} and R_{T2} can be 100 Ω .

$$Z_o = R_o + R_s = 50 \ \Omega$$
$$\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \ \Omega$$
$$\frac{Vcc * R_{T2}}{R_{T1} + R_{T2}} = \frac{Vcc}{2}$$





The inverting differential input can be connected to a 0.1 μ F bypass capacitor. This pin is biased internally to a voltage close to V_{CC}/2.

Another variant of the AC coupling of LVCMOS input clock is shown in Figure 7. We use single termination resistor of

50 Ω to ground. A 0.1 uF (C₃) ac coupling capacitor is connected in series with the LVCMOS clock source to prevent DC leakage current.

$$Z_o = R_o + R_s = 50 \ \Omega$$



 $\frac{Vcc * R_{s2}}{R_{s1} + R_{s2}} = \frac{Vcc}{2}$

 $\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \ \Omega$

 $\frac{Vcc * R_{T2}}{Vcc}$




Figure 7. AC coupling of LVCMOS clock with single 50 Ω resistor termination to ground

Driving Clock Inputs with LVCMOS Driver (DC coupled)

Figure 8 shows how a differential input can be wired to accept LVCMOS single ended clock signals in DC coupled mode. The reference voltage V1 = $V_{CC}/2$ is generated by the bias resistors R_{S1} and R_{S2} . The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R_{S1} and R_{S2} might need to be adjusted to position the bias voltage V2 in the center of the input voltage swing.

Ş

 $R_{S2} = 1K \Omega$

$$R_{T1} + R_{T2} = 2$$

$$Z_{0} = R_{0} + R_{s} = 50 \Omega$$

$$V_{CC}$$

$$V_{C}$$

$$R_{0}$$

$$R_{T1} = 100\Omega$$

$$V_{PP}$$

$$V_{PP}$$

$$V_{PP}$$

$$V_{PP}$$

$$V_{T1} = 100\Omega$$

$$R_{T2} = 100\Omega$$

$$V_{T2}$$

$$V$$





For example, if the input clock is driven from a single-ended 2.5 V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25 V, the R_{S1} and R_{S2} values should be adjusted to set the V2 at 1.25 V. The values below are for when both the single ended swing and V_{CC} are at the same voltage.

This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R_{T1} and R_{T2} in parallel should equal the transmission line impedance. For most 50 Ω applications, R_{T1} and R_{T2} can be 100 Ω . The

values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver.

Figure 9 shows a second input clock configuration where R_{T1}, R_{T2} are removed and replaced with a 50 Ω termination resistor RT to ground. It is possible that LVCMOS driver (or clock source) may not be able to drive 50 Ω load in DC coupled mode. The user can use series RC termination to overcome this limitation. The design equations for the input clock configuration shown in Figure 9 is given below

$$Z_o = R_o + R_s = 50 \ \Omega$$
$$\frac{Vcc * R_{s2}}{R_{s1} + R_{s2}} = \frac{Vpp}{2}$$





Figure 9. DC coupled LVCMOS input clock configuration – configuration 2

The LVCMOS single ended clock input with series RC termination near the buffer is shown in Figure 10. There is a single termination resistor RT which is connected to ground through a capacitor C_{AC} .

The value of series capacitor is given by a formula. $\mathcal{C}_{AC} \geq \frac{3T_D}{50\Omega},$

 T_D is the transmission line delay







For low frequencies we can direct couple the LVCMOS clock to SiT92216 input clock pin as shown in Figure 11.




Figure 11. Direct coupling of LVCMOS clock to SiT92216



Driving OSC_IN with LVCMOS Driver (AC coupled)

The crystal input OSC_IN can be overdriven with single ended clock (LVCMOS driver or one side of a differential driver). The peak swing at OSC_IN should be limited to 1.5 V. The OSC_OUT pin, in this case can be floating. The SEL1, SEL0 should be 2'b10. The maximum voltage at OSC_IN should not exceed 1.5 V and minimum voltage should not go below -0.3 V. The slew rate at OSC_IN should be greater than 0.2 V/ns.

For 3.3 V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 12 shows an example of the interface diagram for a high speed 3.3 V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_{T1} and R_{T2} in parallel should equal the transmission line impedance. For most 50 Ω applications, R_{T1} and R_{T2} can be 100 Ω .

$$Z_o = R_o + R_s = 50 \ \Omega$$
$$\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \ \Omega$$
$$\frac{Vcc * R_{T2}}{R_{T1} + R_{T2}} = \frac{Vcc}{2}$$

For both the AC coupled configurations, the maximum peak to peak swing before the ac coupling capacitor is 1.65 V. The maximum DC bias voltage of OSC_IN is 0.675 V. Therefore the maximum swing at the OSC_IN pin is given by the equation given below.

 $V_{swing,pk,XTAL_{IN}} = 0.675 + 0.5 * 1.65 = 1.5 V$




Figure 12. Single ended LVCMOS input – configuration 1, AC coupling to crystal input

Figure 13 shows a second input clock configuration where R_{T1} , R_{T2} are removed and replaced with a 50 Ω termination

resistor RT to ground. A 0.1 uF is in series with the CMOS driver to prevent any DC leakage current.




Figure 13. Single ended LVCMOS input - configuration 2, AC coupling to crystal input



Driving OSC_IN with LVCMOS Driver (DC coupled)

The crystal input OSC_IN can be overdriven with single ended clock as shown in Figure 14, in DC couple mode. The peak swing at OSC_IN should be limited to 1.5 V

(voltage at the crystal input pin). The OSC_OUT pin, in this case can be floating. The SEL1, SEL0 should be 2'b11. If the LVCMOS driver is on higher supply, say 3.3 V, use a resistor divider on the PCB to scale down the peak output voltage to 1.5 V.




Figure 14. Single ended LVCMOS input, DC coupling to crystal input

LVDS (DC coupled)

Terminate with a differential 100 Ω as close to the receiver as possible. This is shown in Figure 15.




Figure 15. Termination scheme for DC coupled LVDS

SiTime

HCSL (DC coupled)

Termination resistor is 50 Ω to ground, close to the output driver. A series resistance Rs is sometimes used to limit the overshoot during fast transients. The termination scheme is shown in Figure 16.




Figure 16. Termination scheme for DC coupled HCSL

LVPECL (DC coupled)

For DC couple operation, the 50 Ω termination resistors are placed close to the receiver. The termination resistors are biased with a voltage source VTT.

$$V_{TT} = V_{DDO} - 2V.$$

This termination scheme is shown in Figure 17, the user can also implement a Thevenin equivalent of VTT using a resistor divider. This scheme and the values of the resistors in the resistor divider are given in Figure 18.






Figure 17. Termination scheme for DC coupled LVPECL




Figure 18. Termination scheme for DC coupled LVPECL, Thevenin equivalent

PRELIMINARY

SiT92216 4 Differential and 1 LVCMOS Output Ultra Low Jitter High Performance Buffer



The design equations for the LVPECL Thevenin equivalent termination are given below.

$$\frac{R_{PD} * R_{PU}}{R_{PD} + R_{PU}} = 50\Omega$$

$$\frac{R_{PD} * Vcco}{R_{PD} + R_{PU}} = Vcco - 2V$$

SSTL (DC coupled)

The SSTL input clock configuration is shown in Figure 19. The transmission line impedance is 60 Ω in the application example given. Therefore we use two 120 Ω resistors from V_{CCO} to ground for biasing the clock input pins. The effective termination impedance in this case is 60 Ω




Figure 19. Example of input clock termination for SSTL clock.

LVDS (AC coupled)

The load termination resistor should be placed before the AC coupling capacitors. The load termination resistor and

the AC coupling capacitors should be placed close to the receiver. The termination scheme is shown in Figure 20




Figure 20. Termination scheme for AC coupled LVDS



LVPECL (AC coupled)

The LVPECL should have a DC path to ground. So, the user must place a resistance R_T , close to the output driver. The

LVPECL AC coupling and Thevenin equivalent VTT termination scheme is shown in Figure 21




Figure 21. Termination scheme for AC coupled LVPECL, Thevenin Equivalent

The pull up resistance R_{PU} and pull down resistance R_{PD} sets the input common mode voltage for SiT92216. The value of the input common mode voltage can be estimated by the equation given below

$$V_{ICM} = \frac{Vcc * R_{PD}}{R_{PU+R_{PD}}} = \frac{3.3 * 120}{120 + 82} = 1.961V$$

The differential input common mode specification of SiT92216 (from data sheet) is V_{CC} -1.1 = 2.2 V, therefore the input common mode set by LVPECL AC coupled

termination meets the SiT92216 input common mode specification.

The LVPECL driver chip has resistance RT providing DC path for the output driver current in the LVPECL driver. The effective load impedance at the input side of SiT92216 (receiver side) is formed by parallel combination of R_{PU} , R_{PD} .

The effective termination resistor value is given by the equation below

$$R_{termination} = \frac{R_{PU} * R_{PD}}{R_{PU} + R_{PD}} = \frac{120 * 82}{120 + 82} = 48.7\Omega$$

Termination of Output Driver of SiT92216 for Various Load Configurations

SiT92216 REF_{OUT} Termination for AC Coupled mode

AC coupling of SiT92216 LVCMOS output driver is shown in Figure 22. We use single termination resistor of 50 Ω to ground. A 0.1 uF AC coupling capacitor is connected in series with the LVCMOS clock source to prevent DC leakage current. The receiver side is terminated with a single 50 Ω resistance to ground. The clock signal is then

AC coupled to the receiver, in this example. C1 is a bypass capacitor that is used to suppress noise on the inverting differential input of the receiver.

$$Z_o=R_o+R_s=50\,\Omega$$






Figure 22. AC coupling of LVCMOS clock with single 50 Ω resistor termination to ground

SiT92216 REF_{OUT} Termination for DC Coupled mode

Figure 23 shows how SiT92216 LVCMOS output drive can be terminated to send clock signals in DC coupled mode. The reference voltage V1= V_{CC}/2 is generated by the bias resistors R_{S1} and R_{S2}. The bypass capacitor (C₁) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R_{S1} and R_{S2} might need to be adjusted to position the bias voltage V2 in the center of the input voltage swing.

$$Z_o = R_o + R_s = 50 \ \Omega$$

 $\frac{Vcc*R_{s2}}{R_{s1}+R_{s2}} = \frac{Vcc}{2},$ Typical value of $R_{s1} = R_{s2} = 1$ KΩ

 $\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \ Ohm,$ Typical value of $R_{T1} = R_{T2} = 100 \ \Omega$

$$\frac{Vcc * R_{T2}}{R_{T1} + R_{T2}} = \frac{Vcc}{2}$$




Figure 23. DC coupling of LVCMOS output clock termination – configuration 1

For example, if the SiT92216 supply is 2.5 V then the DC offset (or swing center) of this signal is 1.25 V, the R_{S1} and R_{S2} values should be adjusted to set the V2 at 1.25 V. The values below are for when both the single ended swing and V_{CC} are at the same voltage.

This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs)


equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R_{T1} and R_{T2} in parallel should equal the transmission line impedance. For most 50 Ω applications, R_{T1} and R_{T2} can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver.


er **Dill**

Figure 24 shows a second input clock configuration where R_{T1}, R_{T2} are removed and replaced with a 50 Ω termination resistor R_T to ground. There will be DC leakage current from SiT92216, for the output termination shown in Figure 24. The user can use series RC termination to overcome this limitation. The design equations for the input clock configuration shown in Figure 24 is given below

$$Z_o = R_o + R_s = 50 \ \Omega$$

$$\frac{Vcc * R_{s2}}{R_{s1} + R_{s2}} = \frac{Vpp}{2} = \frac{Vcc}{4}, Typical value of R_{s1} = 3K\Omega, R_{s2}$$
$$= 1 K\Omega$$





The SiT92216 LVCMOS output driver termination with series RC termination near the buffer is shown in Figure 25. There is a single termination resistor RT which is connected to ground through a capacitor CAC. The value of series capacitor is given by a formula.

 $C_{AC} \geq \frac{3T_D}{50\Omega},$

 T_D is the transmission line delay

Typical value for C_{AC} is 60 pF, assuming delay of $T_D = 200$ ps/inch and 5 inch input clock route length.




Figure 25. DC coupled LVCMOS output clock with series RC termination – configuration 3

The typical value of R_{S1} and R_{S2} in this case is 1K Ω and that of C_{AC} is 60 pF.



CMOS (Capacitive load)

The capacitive load can be driven as shown in Figure 26. For SiT92216 LVCMOS driver the R₀ is very close to 50 Ω by design. Therefore R_s = 0 Ω is recommended.




Figure 26. Typical application load

Termination of Output Drivers (DC coupled)

LVDS DC Coupled Output Termination

Terminate with a differential 100 Ω as close to the receiver as possible. This is shown in Figure 27.




Figure 27. Termination scheme for DC coupled LVDS



HCSL DC Coupled Output Termination

Termination resistor is 50 Ω to ground, close to the output driver. A series resistance Rs is sometimes used to limit the

overshoot during fast transients. The termination scheme is shown in Figure 28




Figure 28. Termination scheme for DC coupled HCSL

LVPECL DC Coupled Output Termination

For DC couple operation, the 50 Ω termination resistors are placed close to the receiver. The termination resistors are biased with a voltage source V_{TT}. Typically, $V_{TT} = V_{CCO} - 2V$. This termination scheme is shown in Figure 29





Figure 29. Termination scheme for DC coupled LVPECL

Alternatively, the user can also implement a Thevenin equivalent of VTT using a resistor divider. This scheme and the values of the resistors in the resistor divider are given in Figure 30



ime

$$\frac{R_{PD} * Vcco}{R_{PD} + R_{PU}} = Vcco - 2V$$




Figure 30. Termination scheme for DC coupled LVPECL, Thevenin equivalent



Termination of Output Drivers (AC coupled)

LVDS AC Coupled Output Termination

The load termination resistor should be placed before the AC coupling capacitors. The load termination resistor and the AC coupling capacitors should be placed close to the receiver. The termination scheme is shown in Figure 31.

First figure shows SiT92216 output driver configured in LVDS mode. The receiver in this case is shown as LVDS receiver. The second figure shows SiT92216 output driver configured in LVDS mode and the receiver in this case is shown as CML receiver. As long as the LVDS swing is okay with the recevire the AC coupled output termination is same.




Figure 31. Termination scheme for AC coupled LVDS, driving LVDS receiver and CML receiver



LVPECL AC Coupled Output Termination

The LVPECL should have a DC path to ground. So the user must place a resistance $R_{\rm T},$ close to the output driver. The LVPECL AC coupling and Thevenin equivalent VTT

termination scheme is shown in Figure 32. SiT92216 swing reduces by about 20% as the effective load resistor is now the parallel combination of RT at the driver side and 50 Ω at the receiver side.




Figure 32. Termination scheme for AC coupled LVPECL, Thevenin Equivalent

The pull up resistance R_{PU} and pull down resistance R_{PD} sets the input common mode voltage for LVPECL receiver. The value of the input common mode voltage can be estimated by the equation given below

$$V_{ICM} = \frac{Vcc * R_{PD}}{R_{PU+R_{PD}}} = \frac{3.3 * 120}{120 + 82} = 1.961V$$

The LVPECL driver of SiT92216 has resistance RT providing DC path for the output driver current in the LVPECL driver. The effective load impedance at the receiver side is formed by parallel combination of R_{PU}, R_{PD}. The effective termination resistor value is given by the equation below

$$R_{termination} = \frac{R_{PU} * R_{PD}}{R_{PU} + R_{PD}} = \frac{120 * 82}{120 + 82} = 48.7\Omega$$

Termination of Output Drivers in LVPECL Mode, Single Ended, DC coupled

Single ended LVPECL operation is possible. The user can use a balun to convert differential output to single ended output. It is also possible to use the LVPECL driver as one or two separate 700 mV - PP signal. The unused output need to be terminated close to the output driver. These termination schemes are shown in Figure 33 and Figure 34.






Figure 33. Termination scheme for DC coupled LVPECL, single ended




Figure 34. Termination scheme for DC coupled LVPECL, single ended, Thevenin equivalent

Termination of Output Drivers in LVPECL Mode, Single Ended, AC coupled

LVPECL output driver needs a DC path to ground from its output. Therefore 160 Ω (if V_{CC} = 3.3 V) resistor to ground is connected from the output of the LVPECL driver to ground. If V_{CC} = 2.5 V, the DC path resistance should be 91 Ω . The 50 Ω load termination resistor must be placed close to input receiver and biased to a suitable voltage.






Figure 35. Termination scheme for AC coupled LVPECL, single ended

Termination of Output Drivers in AC coupled HCSL mode

Termination resistor is 50 Ω to ground, close to the output driver. A series resistance Rs is sometimes used to limit the overshoot during fast transients. AC coupling capacitor of 0.1 uF is used to couple the output HCSL signal in to the receiver. The same termination can be used for CML receiver.




Figure 36. Output driver termination in HCSL AC coupled mode




Hot Swap Recommendations

Introduction

Hot-swap is a term used to refer to the insertion and removal of a daughter card from a backplane without powering down the system power. With today's high speed data and redundancy requirements, many systems are required to run continuously without being powered down. If special considerations are not taken, the device can be damaged.

Typical Differential Input Clock

For example, Figure 37 shows a typical LVPECL driver and differential input. If the power of the driver (V_{CCO}) is turned on before the input supply (V_{CCI}), there is a possibility that the input current could exceed the limit and damage diode D1.



Clock Input Pin Diodes (Pull Up/Pull Down Resistor. Input Termination not shown)

Figure 37. Typical input differential clock

To ensure the input current does not exceed its limit and damage the device, a current limiting resistor can be used. Below are examples of the most common termination topologies using a series current limiting resistor. Though it's not necessary, but if board space allows, some of the examples have an optional 100pf capacitor which assists with the integrity of the rise time. It is also recommended that the current limiting resistor be as close to the receiver as possible.



Input Clock Termination with Hot Swap Protection

LVPECL Termination Example




Figure 38. LVPECL termination with hot swap protection






Figure 39. LVEPCL termination with hot swap protection

LVDS Input Clock Termination Example







HCSL Input Clock Termination Example





Figure 41. HCSL termination with hot swap protection




LVCMOS Input Clock Termination with Hot Swap Protection








LVCMOS Output Clock Termination with Hot Swap Protection





SiT92216 - REFOUT





Figure 43. Different types of LVCMOS output clock termination with hot swap protection



Parameter Measurement Information

Differential Input Level


The parameter definitions related to differential input level is shown in Figure 44.





Differential Output Level

The parameter definitions related to differential output level is shown in Figure 45





Skew and Input to Output Delay

The parameter definitions related to propagation delay and skew are shown in Figure 46




Figure 46. Parameter definitions of propagation delay and skew

Rise and Fall Times

The parameter definitions related to propagation rise and fall times are shown in Figure 47.






Figure 47. Parameter definitions related to rise and fall times

Isolation

Isolation is a measure of the coupling of clock toggling in unselected input clock path on the output clock. Let us say that CLOCK0 path is selected and there the clock frequency is 156.5 MHz at 0 dBm power. If a clock is toggling in CLOCK1 path at 156 MHz at 0 dBm, then there may be a tone at an offset of 0.5 MHz from the carrier, in the output clock. The power of this tone with respect to the carrier is called isolation.




Figure 48. Parameter definition of isolation

Operation in Multiple VCCO Supply Domains

The V_{CCOA} pins, 2 and 5 on the left side are shorted internally. These pins along with ODR CLK_{OUT}A0 to CLK_{OUT}A1 belong to a single supply domain. The V_{CCOB} pins, 20 and 23 on the right side are shorted internally. These pins along with ODR CLK_{OUT}B0 to CLK_{OUT}B1 belong

to a single supply domain. These two supply domains are totally independent of each other. Pin 2 and 5 can be connected to say 3.3 V while pin 20 and 23 can be connected to 2.5 V. In this example, CLKOUTA0 to CLKOUTA1 will be 3.3 V output driver. CLKOUTB0 to CLKOUTB1 will be 2.5 V output driver.





Figure 49. Multi Supply operation of SiT92216

Time



Package Dimensions and patterns



Notes:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only.


2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


SYMBOL	MILLIMETER			
	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	0	0.02	0.05	
b	0.20	0.25	0.30	
b1	0.18 REF			
С	0.203 REF			
D	4.90	5.00	5.10	
D2	3.05	3.15	3.25	
e	0.50 BSC			
Nd	3.50 BSC			
Ne	3.50 BSC			
E	4.90	5.00	5.10	
E2	3.05	3.15	3.25	
L	0.35	0.40	0.45	
L1	0.10 REF			
h	0.30	0.35	0.40	
К	0.525 REF			



Top Marking



Line 1: "SiT92216", SiTime part number Line 2: Blank Line 3: "LLLLL", Lot code from SiTime Line 4: Pin 1 dot and "SiTime" logo





Revision History

Table 23. Revision History

Revisions	Release Date	Change Summary	
0.5	10-Nov-2023	Initial Release	
0.51	8-Jul-2024	Ordering Information update	
0.52	31-Jan-2025	Ordering Code for Packaging updated with 4Ku/reel code "P" Added Top Marking section	
0.53	28-Mar-2025	Ordering Code for Packaging updated with 4Ku/reel code "P" and 500u/reel code "N"	

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2023-2025. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.