### Features
- Factory programmable from 32.768 kHz down to 1 Hz
- <20 ppm frequency tolerance
- Smallest footprint in chip-scale (CSP): 1.5 x 0.8 mm
- Pin-compatible to 2.0 x 1.2 mm XTAL SMD package
- Ultra-low power: <1μA
- Vdd supply range: 1.5V to 3.63V over -40°C to +85°C
- Supports low-voltage battery backup from a coin cell or supercap
- Oscillator output eliminates external load caps
- Internal filtering eliminates external Vdd bypass cap
- NanoDrive™ programmable output swing for lowest power
- Pb-free, RoHS and REACH compliant

### Applications
- Mobile Phones
- Tablets
- Health and Wellness Monitors
- Fitness Watches
- Sport Video Cams
- Wireless Keypads
- Ultra-Small Notebook PC
- Pulse-per-Second (pps) Timekeeping
- RTC Reference Clock
- Battery Management Timekeeping

### Electrical Specifications

#### Table 1. Electrical Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frequency and Stability</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Programmable Output Frequency</td>
<td>F_out</td>
<td>1.00</td>
<td>32768.0</td>
<td>Hz</td>
<td></td>
<td>Factory programmed between 1 and 32.768 kHz in powers of 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
<td>ppm</td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = -40°C to +85°C, Vdd: 1.5V – 3.63V</td>
</tr>
<tr>
<td>25°C Aging</td>
<td>-1</td>
<td>1</td>
<td>ppm</td>
<td></td>
<td></td>
<td>1st Year</td>
</tr>
<tr>
<td><strong>Supply Voltage and Current Consumption</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Supply Voltage</td>
<td>Vdd</td>
<td>1.2</td>
<td>3.63</td>
<td>V</td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = 10°C to +70°C</td>
</tr>
<tr>
<td>Core Operating Current[3]</td>
<td>I&lt;sub&gt;dd&lt;/sub&gt;</td>
<td>0.9</td>
<td>μA</td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = 25°C, Vdd: 1.8V, No load</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.3</td>
<td>μA</td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = -10°C to +70°C, Vdd max: 3.63V, No load</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1.4</td>
<td>μA</td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = -40°C to +85°C, Vdd: 1.5V – 3.63V</td>
</tr>
<tr>
<td>Output Stage Operating Current[3]</td>
<td>I&lt;sub&gt;dd_out&lt;/sub&gt;</td>
<td>0.065</td>
<td>μA/Vpp</td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = -40°C to +85°C, Vdd: 1.5V – 3.63V, No load</td>
</tr>
<tr>
<td>Power-Supply Ramp</td>
<td>T&lt;sub&gt;Vdd&lt;/sub&gt; Ramp</td>
<td>100</td>
<td>ms</td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = -40°C to +85°C, Vdd: 1.5V – 3.63V</td>
</tr>
<tr>
<td>Start-up Time[4]</td>
<td>t&lt;sub&gt;start&lt;/sub&gt;</td>
<td>300 + 1 period</td>
<td>ms</td>
<td>500 + 1 period</td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = 25°C ±10°C, valid output</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T&lt;sub&gt;A&lt;/sub&gt; = -40°C to +85°C, valid output</td>
</tr>
</tbody>
</table>

#### Operating Temperature Range

| Commercial Temperature              | T<sub>use</sub> | -10  | 70  | °C   |                                                |
| Industrial Temperature              | T<sub>use</sub> | -40  | 85  | °C   |                                                |

LVCMOS Output Option, T<sub>A</sub> = -40°C to +85°C, typical value is T<sub>A</sub> = 25°C

#### Notes:
1. Measured peak-to-peak. Tested with Agilent 53132A frequency counter. Due to the low operating frequency, the gate time must be ≥100 ms to ensure an accurate frequency measurement.
2. Measured peak-to-peak. Inclusive of Initial Tolerance at 25°C, and variations over operating temperature, rated power supply voltage and load. Stability is specified for two operating voltage ranges. Stability progressively degrades with supply voltage below 1.5V.
3. Core operating current does not include output driver operating current or load current. To derive total operating current (no load), add core operating current + (0.065 μA/V) * (output voltage swing).
4. Measured from the time Vdd reaches 1.5V.
**Table 1. Electrical Characteristics (continued)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Rise/Fall Time</td>
<td>t, tf</td>
<td>200</td>
<td>ns</td>
<td>–</td>
<td>%</td>
<td>30-70% ((V_{OL}/V_{OH})), 10 pF Load</td>
</tr>
<tr>
<td>Output Clock Duty Cycle</td>
<td>DC</td>
<td>48</td>
<td>52</td>
<td>–</td>
<td>%</td>
<td>SiT1534 does not internally AC-couple. This output description is intended for a receiver that is AC-coupled. See Table 6 for acceptable NanoDrive swing options. Vdd: 1.5V – 3.63V, 10 pF Load, (I_{OH}/I_{OL} \approx \pm 0.2 , \mu A).</td>
</tr>
<tr>
<td>AC-coupled Programmable Output Swing</td>
<td>V_sw</td>
<td>0.20 to 0.80</td>
<td>–</td>
<td>V</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>DC-Biased Programmable Output Voltage High Range</td>
<td>VOH</td>
<td>0.60 to 1.225</td>
<td>–</td>
<td>V</td>
<td>–</td>
<td>Vdd: 1.5V – 3.63V, (I_{OH} = -0.2 , \mu A), 10 pF Load. See Table 5 for acceptable (VOH/VOL) setting levels.</td>
</tr>
<tr>
<td>DC-Biased Programmable Output Voltage Low Range</td>
<td>VOL</td>
<td>0.35 to 0.80</td>
<td>–</td>
<td>V</td>
<td>–</td>
<td>Vdd: 1.5V – 3.63V, (I_{OH} = 0.2 , \mu A), 10 pF Load. See Table 5 for acceptable (VC_{OH}/VC_{OL}) setting levels.</td>
</tr>
<tr>
<td>Programmable Output Voltage Swing Tolerance</td>
<td>–</td>
<td>-0.055 to 0.055</td>
<td>–</td>
<td>V</td>
<td>–</td>
<td>(T_{A} = -40^\circ\mathrm{C} \to +85^\circ\mathrm{C}), Vdd = 1.5V to 3.63V.</td>
</tr>
</tbody>
</table>

**Jitter Performance**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>I/O</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>Period Jitter</td>
<td>T_djirt</td>
<td>–</td>
<td>(Cycles = 10,000, , T_{A} = 25^\circ\mathrm{C}, , Vdd = 1.5V \to 3.63V))</td>
</tr>
</tbody>
</table>

**Table 2. Pin Configuration (SMD)**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Symbol</th>
<th>I/O</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC</td>
<td>No Connect, don’t care</td>
<td>No Connect. Will not respond to any input signal. When the SiT1534 is used as an alternative to an XTAL, this pin is typically connected to the receiving ICs X Out pin. In this case, the SiT1534 will not be affected by the signal on this pin.</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Power Supply Ground</td>
<td>Connect to ground.</td>
</tr>
<tr>
<td>3</td>
<td>CLK Out</td>
<td>OUT</td>
<td>Oscillator clock output. When the SiT1534 is used as an alternative to an XTAL, the CLK Out is typically connected to the receiving ICs X IN pin. No need for load capacitors. The output driver is independent of capacitive loading.</td>
</tr>
<tr>
<td>4</td>
<td>Vdd</td>
<td>Power Supply</td>
<td>Connect to power supply 1.2V ≤ Vdd ≤ 3.63V. Under normal operating conditions, Vdd does not require external bypass/decoupling capacitor(s). For more information about the internal power-supply filtering, see the Power Supply Noise Immunity section in the detailed description. Contact SiTime for applications that require a wider operating supply voltage range.</td>
</tr>
</tbody>
</table>

**Figure 1. Pin Assignments (SMD)**

**Table 3. Pin Configuration (CSP)**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Symbol</th>
<th>I/O</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>1, 4</td>
<td>GND</td>
<td>Power Supply Ground</td>
<td>Connect to ground. Acceptable to connect pin 1 and 4 together. Both pins must be connected to GND.</td>
</tr>
<tr>
<td>2</td>
<td>CLK Out</td>
<td>OUT</td>
<td>Oscillator clock output. The CLK can drive into a Ref CLK input or into an ASIC or chip-set’s 32kHz XTAL input. When driving into an ASIC or chip-set oscillator input (X IN and X Out), the CLK Out is typically connected directly to the XTAL IN pin. No need for load capacitors. The output driver is intended to be insensitive to capacitive loading.</td>
</tr>
<tr>
<td>3</td>
<td>Vdd</td>
<td>Power Supply</td>
<td>Connect to power supply 1.2V ≤ Vdd ≤ 3.63V. Under normal operating conditions, Vdd does not require external bypass/decoupling capacitor(s). For more information about the internal power-supply filtering, see the Power Supply Noise Immunity section in the detailed description. Contact SiTime for applications that require a wider operating supply voltage range.</td>
</tr>
</tbody>
</table>

**Figure 2. Pin Assignments (CSP)**
**System Block Diagram**

![System Block Diagram](image)

Figure 3. SiT1534 Block Diagram

**Table 4. Absolute Maximum Limits**

Attempted operation outside the absolute maximum ratings cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Condition</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Continuous Power Supply Voltage Range (Vdd)</td>
<td></td>
<td>-0.5 to 3.63</td>
<td>V</td>
</tr>
<tr>
<td>Short Duration Maximum Power Supply Voltage (Vdd)</td>
<td>≤30 minutes</td>
<td>4.0</td>
<td>V</td>
</tr>
<tr>
<td>Continuous Maximum Operating Temperature Range</td>
<td>Vdd = 1.5V - 3.63V</td>
<td>105</td>
<td>°C</td>
</tr>
<tr>
<td>Short Duration Maximum Operating Temperature Range</td>
<td>Vdd = 1.5V - 3.63V, ≤30 mins</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>Human Body Model (HBM) ESD Protection</td>
<td>JESD22-A114</td>
<td>3000</td>
<td>V</td>
</tr>
<tr>
<td>Charge-Device Model (CDM) ESD Protection</td>
<td>JESD22-C101</td>
<td>750</td>
<td>V</td>
</tr>
<tr>
<td>Machine Model (MM) ESD Protection</td>
<td>JESD22-A115</td>
<td>300</td>
<td>V</td>
</tr>
<tr>
<td>Latch-up Tolerance</td>
<td>JESD78 Compliant</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mechanical Shock Resistance</td>
<td>Mil 883, Method 2002</td>
<td>10,000</td>
<td>g</td>
</tr>
<tr>
<td>Mechanical Vibration Resistance</td>
<td>Mil 883, Method 2007</td>
<td>70</td>
<td>g</td>
</tr>
<tr>
<td>2012 SMD Junction Temperature</td>
<td></td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>1508 CSP Junction Temperature</td>
<td></td>
<td>150</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td></td>
<td>-65°C to 150°C</td>
<td></td>
</tr>
</tbody>
</table>
Description

The SiT1534 is the first programmable oscillator capable of a frequency range between 32.768 kHz down to 1 Hz for true pulse-per-second (PPS) operation. SiTime’s silicon MEMS technology enables the smallest footprint and chip-scale packaging. In the chip-scale package (CSP), these devices reduce footprint by as much as 80% compared to existing 2.0 x 1.2 mm SMD XTAL packages. Unlike XTALs, the SiT1534 oscillator output enables greater component placement flexibility and eliminates external load capacitors, thus saving additional component count and board space. And unlike standard oscillators, the SiT1534 features NanoDrive™, a factory programmable output that reduces the voltage swing to minimize power.

SiTime’s MEMS oscillators consist of MEMS resonators and a programmable analog circuit. Our MEMS resonators are built with SiTime’s unique MEMS First™ process. A key manufacturing step is EpiSeal™ during which the MEMS resonator is annealed with temperatures over 1000°C. EpiSeal creates an extremely strong, clean, vacuum chamber that encapsulates the MEMS resonator and ensures the best performance and reliability. During EpiSeal, a poly silicon cap is grown on top of the resonator cavity, which eliminates the need for additional cap wafers or other exotic packaging. As a result, SiTime’s MEMS resonator die can be used like any other semiconductor die. One unique result of SiTime’s MEMS First and EpiSeal manufacturing processes is the capability to integrate SiTime’s MEMS die with a SOC, ASIC, microprocessor or analog die within a package to eliminate external timing components and provide a highly integrated, smaller, cheaper solution to the customer.

For applications that require XTAL resonator compatibility, the SiT1534 is available in the 2.0 x 1.2 mm (2012) package. Unlike XTAL resonators, SiTime’s silicon MEMS oscillators require a power supply (Vdd) and ground (GND) pin. Vdd and GND pins are conveniently placed between the two large XTAL pins. When using the SiTime Solder Pad Layout (SPL), the SiT1534 footprint is compatible with existing 32 kHz XTALs in the 2012 SMD package. Figure 4 shows the comparison between the quartz XTAL footprint and the SiTime footprint.

SiTime’s MEMS oscillators consist of MEMS resonators and a programmable analog circuit. Our MEMS resonators are built with SiTime’s unique MEMS First™ process. A key manufacturing step is EpiSeal™ during which the MEMS resonator is annealed with temperatures over 1000°C. EpiSeal creates an extremely strong, clean, vacuum chamber that encapsulates the MEMS resonator and ensures the best performance and reliability. During EpiSeal, a poly silicon cap is grown on top of the resonator cavity, which eliminates the need for additional cap wafers or other exotic packaging. As a result, SiTime’s MEMS resonator die can be used like any other semiconductor die. One unique result of SiTime’s MEMS First and EpiSeal manufacturing processes is the capability to integrate SiTime’s MEMS die with a SOC, ASIC, microprocessor or analog die within a package to eliminate external timing components and provide a highly integrated, smaller, cheaper solution to the customer.

Frequency Stability

The SiT1534 is factory calibrated (trimmed) to guarantee frequency stability to be less than 20 ppm at room temperature and less than 100 ppm over the full -40°C to +85°C temperature range. Unlike quartz crystals that have a classic tuning fork parabola temperature curve with a 25°C turnover point, the SiT1534 temperature coefficient is extremely flat across temperature. This device maintains less than 100 ppm frequency stability over the full operating temperature range when the operating voltage is between 1.5 and 3.63V as shown in Figure 5.

Functionality is guaranteed over the full supply voltage range. However, frequency stability degrades below 1.5V and steadily degrades as it approaches 1.2V due to the internal regulator limitations.

When measuring the SiT1534 output frequency with a frequency counter, it is important to make sure the counter’s gate time is ≥100ms. The slow frequency of a 32 kHz clock will give false readings with faster gate times.

For applications that require a higher operating voltage range, consider the SiT1544 with a 2.7V to 4.5V supply voltage range.

Figure 4. SiT1534 Footprint Compatibility with Quartz XTAL Footprint[6]

Figure 5. SiTime vs. Quartz

Note:

5. On the SiTime device, X IN is not internally connected and will not respond to any signal. It is acceptable to connect to chipset X OUT.
Power Supply Noise Immunity
In addition to eliminating external output load capacitors common with standard XTALs, this device includes special power supply filtering and thus, eliminates the need for an external Vdd bypass-decoupling capacitor. This feature further simplifies the design and keeps the footprint as small as possible. Internal power supply filtering is designed to reject AC-noise greater than ±150 mVpp and beyond 10 MHz frequency components.

Programmable Frequency
The SiT1534 is the first oscillator to feature a programmable frequency range between 1 Hz and 32.768 kHz in powers of two. Reducing the frequency significantly reduces the output load current (C*V*F). For example, reducing the frequency from 32.768 kHz to 10 kHz improves load current by 70%. Similarly, reducing the output frequency from 32.768 kHz down to 1 Hz reduces the load current by more than 99%.

The part number ordering shows the specific frequency options.

NanoDrive™ Reduced Swing Output Voltage
For low-power applications that drive directly into a chip-set’s XTAL input, the reduced swing output is ideal. SiTime’s unique NanoDrive™, factory-programmable output stage is optimized for low voltage swing to minimize power and maintain compatibility with the downstream oscillator input (X IN pin). The SiT1534 output swing is factory programmed between 250 mV and 800 mV. For DC-coupled applications, output V_OH and V_OL are individually factory programmed. Contact SiTime for programming support.

Power-up
The SiT1534 starts-up to a valid output frequency within 300 ms when operating at 32.768 kHz. For frequencies less than 32.768 kHz, the start-up time can increase by an additional clock period. The maximum start-up time over temperature is 500 ms max over temperature plus a clock period. For example, the maximum start-up time for a 256 Hz clock is 500 ms + 3.9 ms. To ensure the device starts-up within the specified limit, make sure the power-supply ramps-up in approximately 10 – 20 ms (to within 90% of Vdd). Start-up time is measured from the time Vdd reaches 1.5V. For applications that require start-up between 1.2V and 1.5V, the start-up time will be typically 50 ms longer.

SiT1534 NanoDrive™
Figure 6 shows a typical output waveform of the SiT1534 (into a 10 pF load) when factory programmed for a 0.70V swing and DC bias (V_OH/V_OL) for 1.8V logic:

Example:
- NanoDrive™ part number coding: D14.
  Example part number: SiT1534AI-J4-D14-32.768
- V_OH = 1.1V, V_OL = 0.4V (V_SW = 0.70V)

![Figure 6. SiT1534AI-J4-D14-32.768 Output Waveform (10 pF load)](image)

Table 5 shows the supported NanoDrive™ V_OH, V_OL factory programming options.

<table>
<thead>
<tr>
<th>NanoDrive</th>
<th>V_OH (V)</th>
<th>V_OL (V)</th>
<th>Swing (mV)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>D26</td>
<td>1.2</td>
<td>0.6</td>
<td>600 ±55</td>
<td>1.8V logic compatible</td>
</tr>
<tr>
<td>D14</td>
<td>1.1</td>
<td>0.4</td>
<td>700 ±55</td>
<td>1.8V logic compatible</td>
</tr>
<tr>
<td>D74</td>
<td>0.7</td>
<td>0.4</td>
<td>300 ±55</td>
<td>XTAL compatible</td>
</tr>
<tr>
<td>AA3</td>
<td>n/a</td>
<td>n/a</td>
<td>300 ±55</td>
<td>XTAL compatible</td>
</tr>
</tbody>
</table>

SiT1534 Full Swing LVCMOS Output
The SiT1534 can be factory programmed to generate full-swing LVCMOS levels. Figure 5 shows the typical waveform (Vdd = 1.8V) at room temperature into a 15 pF load.

Example:
- LVCMOS output part number coding is always DCC
  Example part number: SiT1534AI-J4-DCC-32.768

![Figure 7. LVCMOS Waveform (Vdd = 1.8V) into 15 pF Load](image)
Calculating Load Current

No Load Supply Current
When calculating no-load power for the SiT1534, the core and output driver components need to be added. Since the output voltage swing can be programmed for reduced swing between 250 mV and 800 mV for ultra-low power applications, the output driver current is variable and is a function of the output voltage swing and the output frequency. Therefore, no-load operating supply current is broken into two sections; core and output driver. The real benefit of NanoDrive™ is shown in the Total Supply Current with Load calculation in the next section. The equation is as follows:

\[
\text{Total Supply Current (no load)} = \text{Idd Core} + \text{Idd Output Driver}
\]

Example 1: Full-swing LVCMOS
- \( Vdd = 1.8V \)
- \( Fout = 32.768kHz \)
- \( Vout = Vdd \)
- \( \text{Idd Core} = 900nA \) (typ)
- \( \text{Idd Output Driver: } (3.5pF)(Vout)(Fout) = 206nA \)

Supply Current = 900nA + 206nA = 1.1\( \mu A \)

Example 2: NanoDrive™ Reduced Swing
- \( Vdd = 1.8V \)
- \( Fout = 32.768kHz \)
- \( Vout (programmable) = Voh - Vol = 1.1V - 0.6V = 500mV \)
- \( \text{Idd Core} = 900nA \) (typ)
- \( \text{Idd Output Driver: } (3.5pF)(Vout)(Fout) = 57nA \)

Supply Current = 900nA + 57nA = 957nA

Calculating Total Supply Current with Load
To calculate the total supply current, including the load, follow the equation listed below. Note the 35% reduction in power with NanoDrive™ as shown in Example 2. Reducing the output clock frequency reduces the load current significantly, as shown in Example 3.

\[
\text{Total Current} = \text{Idd Core} + \text{Idd Output Driver} + \text{Load Current}
\]

Example 1: Full-swing LVCMOS
- \( Vdd = 1.8V \)
- \( Fout = 32.768kHz \)
- \( Vout = Vdd \)
- \( \text{Idd Core} = 900nA \)
- \( \text{Idd Output Driver: } (3.5pF)(Vout)(Fout) = 206nA \)
- \( \text{Load Current: } (10pF)(1.8V)(32.768kHz) = 590nA \)

Total Current with Load = 900nA + 206nA + 590nA = 1.5\( \mu A \)

Example 2: NanoDrive™ Reduced Swing
- \( Vdd = 1.8V \)
- \( Fout = 32.768kHz \)
- \( \text{Idd Core} = 900nA \)
- \( \text{Vout (programmable): } Voh - Vol = 1.2V - 0.6V = 600mV \)
- \( \text{Idd Output Driver: } (3.5pF)(Vout)(Fout) = 69nA \)
- \( \text{Load Current: } (5\ pF)(0.6V)(32.768kHz) = 98nA \)

Total Current with Load = 900nA + 69nA + 98nA = 1.07\( \mu A \)

Example 3: LVCMOS and 1 Hz Output Frequency
- Same conditions as above example 1, but with output frequency = 1 Hz. This will significantly reduce the current consumption from the output stage and the load.
- \( \text{Idd Core} = 900nA \)
- \( \text{Idd Output Stage} = (3.5pF)(1.8V)(1Hz) = 6.3pA \)

1Hz Output Frequency impacts the load current as shown below:
- Load Current = \( CVF = (10pF)(1.8V)(1Hz) = 18pA \)
- Total Supply Current with Load = Core Current + Output Stage Current + Load Current = 900nA + 0.0063nA + 0.018nA = 900nA

Summary: Reducing the output frequency to 1 Hz virtually eliminates the current consumption from the output stage and load current.
Typical Operating Curves

\( T_A = 25^\circ\text{C}, \ Vdd = 1.8\text{V}, \) unless otherwise stated

**Figure 8. Initial Tolerance Histogram**

**Figure 9. Frequency Stability over Temperature**

**Figure 10. Core Current over Temperature**

**Figure 11. Output Stage Current over Temperature**

**Figure 12. 32.768 kHz Start-up Time**
Figure 13. Power Supply Noise Rejection
(±150mV Noise)

Figure 14. NanoDrive™ Output Waveform
($V_{OH} = 1.1V$, $V_{OL} = 0.4V$; SiT1534AI-J4-D14-32.768)

Figure 15. LVCMOS Output Waveform
($V_{swing} = 1.8V$, SiT1534AI-J4-DCC-32.768)
## Dimensions and Patterns

<table>
<thead>
<tr>
<th>Package Size – Dimensions (Unit: mm)</th>
<th>Recommended Land Pattern (Unit: mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.0 x 1.2 mm SMD</td>
<td>SiTime Only SPL</td>
</tr>
<tr>
<td></td>
<td>SiTime Alternate SPL with Larger Center Pads</td>
</tr>
<tr>
<td></td>
<td>XTAL Compatible SPL</td>
</tr>
<tr>
<td>1.55 x 0.85 mm CSP</td>
<td></td>
</tr>
</tbody>
</table>

**SiTime Only SPL**

**SiTime Alternate SPL with Larger Center Pads**

**XTAL Compatible SPL**

**Note:**

6. For marking guidance, see SiTime’s Manufacturing Notes, located on the SiTime web site in the Quality & Reliability section.
Manufacturing Guidelines

1) No Ultrasonic Cleaning: Do not subject the SiT1534 to an ultrasonic cleaning environment. Permanent damage or long term reliability issues to the MEMS structure may occur.

2) Applying board-level underfill (BLUF) to the device is acceptable. It is reasonable to expect a slight shift in the frequency and has been accounted for in the frequency tolerance specification. Tested with UF3810, UF3808, and FP4530 underfill.

3) CSP Reflow profile, per JESD22-A113D.

4) When designing-in the SiT1534 in the 2012 SMD package into noisy, high EM environments, we recommend the following design guidelines:
   - Place oscillator as far away from EM noise sources as possible (e.g., high-voltage switching regulators, motor drive control).
   - Route noisy PCB traces, such as digital data lines or high di/dt power supply lines, away from the SiTime oscillator.
   - Add a low ESR/ESL, 0.1uF to 1.0uF ceramic capacitor (X7R) to help filter high frequency noise on the Vdd power-supply line. Place it as close to the SiTime oscillator Vdd pin as possible.
   - Place a solid GND plane underneath the SiTime oscillator to shield the oscillator from noisy traces on the other board layers.
   - For details, please refer to the PCB Layout Guidelines in AN10006.

5) For additional manufacturing guidelines and marking/tape-reel instructions, refer to: SiTime Manufacturing Notes.
Ordering Information

Part number characters in blue represent the customer specific options. The other characters in the part number are fixed.

### SiT1534AI-J4-D14-08.192S

- **Part Family**: “SiT1534”
- **Revision Letter**: “A” is the revision
- **Temperature Range**: “C”: Commercial, -10 to 70°C
  “I”: Industrial, -40 to 85°C
- **Package Size**: “J”: 1.5 mm x 0.8 mm CSP
  “H”: 2.0 mm x 1.2 mm SMD
- **Frequency Stability**: “S”: 75 ppm (-10 to 70°C only)
  “D”: 100 ppm (-40 to 85°C only)
- **Output Clock Frequency (kHz)**:
  32.768 kHz, 16.384 kHz, 8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, 0.512 kHz, 0.256 kHz, 0.128 kHz, 0.064 kHz, 0.032 kHz, 0.016 kHz
- **Output Voltage Setting**
  - **DCC**: LVCMOS Output
  - **NanoDrive™**: Reduced Swing Output
  Refer to Table 2 for output setting options
  - “A”: AC-coupled signal path
  - “D”: DC-coupled signal path

The following examples illustrate how to select the appropriate temp range and output voltage requirements:

**Example 1: SiT1534AI-J4-D14-08.192S**
1) Industrial temp & corresponding 100 ppm frequency stability
2) Output swing requirements:
   a) Output frequency = 8.192 kHz
   b) “D” = DC-coupled receiver
   c) “1” = \( V_{OH} = 1.1 \) V
   d) “4” = \( V_{OL} = 0.4 \) V

**Example 2: SiT1534AC-J5-AA5-00.001**
1) Commercial temp & corresponding 75 ppm frequency stability
2) Output swing requirements:
   a) Output frequency = 1 Hz
   b) “A” = AC-coupled receiver
   c) “A” = AC-coupled receiver
   d) “5” = 500mV swing

### Table 6. Acceptable \( V_{OH}/V_{OL} \) NanoDrive™ Levels[7]

<table>
<thead>
<tr>
<th>NanoDrive</th>
<th>( V_{OH} (V) )</th>
<th>( V_{OL} (V) )</th>
<th>Swing (mV)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>D26</td>
<td>1.2</td>
<td>0.6</td>
<td>600 ±55</td>
<td>1.8V logic compatible</td>
</tr>
<tr>
<td>D14</td>
<td>1.1</td>
<td>0.4</td>
<td>700 ±55</td>
<td>1.8V logic compatible</td>
</tr>
<tr>
<td>D74</td>
<td>0.7</td>
<td>0.4</td>
<td>300 ±55</td>
<td>XTAL compatible</td>
</tr>
<tr>
<td>AA3</td>
<td>n/a</td>
<td>n/a</td>
<td>300 ±55</td>
<td>XTAL compatible</td>
</tr>
</tbody>
</table>

**Note:**

7. If these available options do not accommodate your application, contact Factory for other NanoDrive options.
Table 7. Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Release Date</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>09/03/2014</td>
<td>Rev 0.9 Preliminary to Rev 1.0 Production Release Added start-up time at T_a = 85°C Added typical operating plots Labeled 25C frequency stability as Frequency Tolerance Added Manufacturing Guidelines section</td>
</tr>
<tr>
<td>1.1</td>
<td>11/25/2014</td>
<td>Added 2012 SMD package design/mfg guidelines</td>
</tr>
<tr>
<td>1.2</td>
<td>01/05/2016</td>
<td>Updated NanoDrive options</td>
</tr>
<tr>
<td>1.3</td>
<td>04/03/2016</td>
<td>Added SiTime alternate landing pattern option Update Note 6</td>
</tr>
<tr>
<td>1.31</td>
<td>01/18/2018</td>
<td>Updated logo and company address Updated SPL, page layout changes</td>
</tr>
</tbody>
</table>

© SiTime Corporation 2014-2018. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all warranties, whether express or implied, statutory or otherwise, including any warranty of merchantability, fitness for any particular purpose, or non-infringement.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439